Switched-Capacitor Adiabatic Charging for Low-Loss Clock Loads
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing charging methods for capacitive loads in system-on-a-chip (SoC) systems face challenges in reducing energy dissipation and power consumption, particularly at lower clock frequencies, as conventional approaches require large on- or off-chip magnetics and are limited to specific frequency ranges, leading to inefficiencies and reliability issues.
Innovation Solution
An adiabatic charging method using a switched-capacitor circuit that sequentially connects outer and inner switches to create a multi-level voltage staircase waveform, eliminating the need for magnetic components and enabling efficient charging across a wide frequency range by self-balancing capacitance between VDD and ground.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If conventional charging methods are used for capacitive loads, then charging speed is fast, but energy dissipation is high (1/2 CV2 penalty)
Solution Approach 1:
The voltage charging process is segmented into multiple levels (e.g., 0V, VDD/3, 2VDD/3, VDD) instead of a single-step transition. The capacitive load is charged through sequential voltage steps using switched-capacitor circuits, where each stage transfers charge incrementally, reducing the instantaneous energy dissipation associated with direct full-voltage charging.
Solution Approach 2:
The charging process employs periodic switching of capacitor arrays to progressively transfer charge to the load. By repeatedly switching between charged and uncharged capacitor stages, the system achieves gradual voltage buildup across the capacitive load, transforming a single high-energy event into multiple low-energy periodic transitions.
2Loss of energy
If resonant clocking schemes with inductors are used, then power consumption is reduced at high frequencies, but device complexity and area overhead increase significantly
Solution Approach 1:
The inductive component is extracted and removed from the circuit entirely. The patent achieves resonant-like power reduction effects using only capacitive elements arranged in switched-capacitor configurations. By eliminating the inductor, the design removes the associated area overhead, complexity, and integration challenges while maintaining the core benefit of reduced power consumption at the target frequency range.
Solution Approach 2:
The switched-capacitor circuit performs multiple functions: it provides voltage multiplication, frequency scaling, and power reduction simultaneously. The same capacitor array that enables multi-level charging also serves as the resonant element, eliminating the need for separate inductive components and decoupling capacitors required by traditional resonant clocking schemes.
3Loss of energy
If intermittent resonant clocking with off-chip inductors is used, then power reduction is achieved at low frequencies, but reliability decreases due to severe ringing and timing requirements
Solution Approach 1:
The patent uses small on-chip capacitors that can be quickly charged and discharged without requiring precise timing control. These capacitive elements serve as temporary energy storage devices that are rapidly switched, eliminating the need for large off-chip inductors and complex timing logic. The short-lived charge storage in small capacitors is sufficient to achieve power reduction without introducing reliability issues.
4Loss of energy
If separate DC-DC converters are used for adiabatic charging, then energy dissipation is reduced, but area overhead increases significantly
Solution Approach 1:
The patent merges the voltage multiplication function, charge transfer mechanism, and adiabatic charging process into a single integrated switched-capacitor circuit. Instead of using separate DC-DC converters followed by charging circuits, the design combines these functions into one compact structure where capacitor arrays are directly switched to charge the load through multiple voltage levels, achieving adiabatic charging with minimal area overhead.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces clock power consumption by up to 3 times and operates efficiently from 1 MHz to 2 GHz without magnetic components, achieving significant power savings and improved reliability across a wide dynamic frequency and supply voltage range.
Implementation Method 1
The concept of adiabatic charging, where the capacitor is charged more slowly than nominally afforded by the natural RC time constant of the charging circuit in the pursuit of reducing energy dissipation to below 1/2 CV2
Implementation Method 2
Inner transistor switches are connected to at least one capacitance that self-balances to a voltage between VDD and ground
Data Source
AI summary
A method for adiabatic charging of a capacitive load sequentially connects outer switches between a voltage VDD and ground and inner switches to at least one capacitance that self-balances between VDD and ground. A voltage waveform is provided to the capacitive load from a common node of the outer switches and the inner switches. An adiabatic charging circuit includes outer transistor switches between a voltage VDD and ground. Inner transistor switches are connected to at least one capacitance that self-balances between VDD and ground. A control signal generating circuit generates control signals for the inner and outer transistor switches that sequentially turn the inner and outer switches on and off to create a multi-level voltage staircase waveform at a common node of the inner and outer transistor switches.