Switching Regulator Load Transient Detection Clock Reset

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional switching voltage regulators face a tradeoff between power efficiency and transient response, as switching loss increases with frequency, leading to slower transient response and potential output voltage deviations due to delayed duty cycle adjustments.

Innovation Solution

A switching regulator architecture that utilizes a slower PWM clock for steady-state operation while employing a faster internal clock to adjust to load transients, allowing synchronous reset of the PWM clock and enabling quicker response to load changes without sacrificing power efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If switching frequency is reduced to decrease switching loss, then power efficiency is improved, but transient response becomes slower

Engineering Contradiction:
Improveswitching lossVSAvoidtransient response speed
Core Design Contradiction:
Loss of energyVSSpeed

Solution Approach 1:

The patent implements dynamic clock frequency switching by detecting load transient conditions and adjusting the PWM clock frequency accordingly. During steady-state operation, a slower PWM clock is used to minimize switching losses. When a load transient is detected, the system switches to a faster internal clock to rapidly adjust the duty cycle and respond to the transient demand, thus dynamically optimizing between efficiency and response speed

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the operating parameter (clock frequency) based on load conditions. By monitoring load changes and selectively switching between two clock frequencies (slow PWM clock for normal operation, fast internal clock for transients), the system adapts its timing characteristics to match operational requirements, resolving the contradiction between low-frequency efficiency and high-frequency responsiveness

Inventive Principle:
Principle #35Parameter changes

2Loss of energy

If slower PWM clock is used to improve power efficiency, then switching loss decreases, but duty cycle adjustment delay increases

Engineering Contradiction:
Improveswitching lossVSAvoidduty cycle adjustment delay
Core Design Contradiction:
Loss of energyVSLoss of time

Solution Approach 1:

The system maintains a fast internal clock that is ready to immediately adjust the duty cycle when a load transient occurs. The load transient detection circuit continuously monitors for sudden load changes, and upon detection, the pre-prepared fast clock signal is activated to instantly modify the PWM duty cycle, eliminating the delay that would otherwise occur with a purely slow clock system

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The fast internal clock acts as an intermediary mechanism between the slow PWM clock and the duty cycle adjustment process. During transients, this intermediary fast clock temporarily takes over the timing function to enable rapid duty cycle changes, while the slow PWM clock continues to govern steady-state operation, thus mediating between efficiency requirements and response speed needs

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS8994350B2Load transient detection and clock reset circuit
Publication Date: 2015.03.31 DIALOG SEMICONDUCTOR INC
  • US8994350B2 patent drawing
  • US8994350B2 patent drawing
  • US8994350B2 patent drawing

AI summary

A switching regulator comprises a PWM controller that controls switching of a power converter via a PWM control signal. The switching regulator detects load transients in the load driven by the power converter. Responsive to the detection of a load transient, the switching regulator resets a PWM clock synchronously with a fast clock operating at a higher frequency than the PWM clock. By doing so, the switching regulator beneficially responds more quickly to changes in the load than with conventional architectures that utilize only the slower PWM clock. This provides improved transient response without sacrificing power efficiency.