Sync Mark Detection via Digital Interpolation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current read channels require a significant amount of time to initiate sync mark detection due to the need for full phase correction and settling, which compromises sync mark detection performance and increases preamble length in data sectors.
Innovation Solution
The method involves shifting and adjusting the signal phase and gain based on corrected phase and gain loop corrections, allowing sync mark detection to initiate before full phase slew, and using digital interpolation to reduce the required preamble length by correcting samples presented to the sync mark detection circuit for residual phase, gain, and offset corrections.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Stability of the object's composition
If full phase correction and settling is performed before sync mark detection, then phase stability is improved, but the time required to begin sync mark detection increases
Solution Approach 1:
The patent applies preliminary action by performing digital interpolation of sync mark samples before full phase correction settling is complete. The system calculates interpolated sync mark values based on partially corrected phase data, allowing sync mark detection to proceed in advance of complete phase stabilization. This reduces the waiting time while maintaining adequate phase stability for detection accuracy.
2Measurement precision
If longer preamble is used to allow phase settling, then sync mark detection accuracy is improved, but the data sector formatting efficiency deteriorates
Solution Approach 1:
The patent changes the parameter of preamble length by using digital interpolation techniques that enable accurate sync mark detection with shorter preambles. Instead of requiring long preambles for phase settling, the system applies digital signal processing to interpolate sync mark samples from the available data, achieving the same detection accuracy with reduced preamble overhead and improved formatting efficiency.
3Reliability
If sync mark detection is delayed until phase settling, then detection reliability is improved, but the read channel capacity deteriorates
Solution Approach 1:
The patent replaces the mechanical waiting process (time-based phase settling) with a digital signal processing approach. Instead of physically waiting for phase correction to complete before detection, the system uses digital interpolation algorithms to calculate accurate sync mark values from partially processed data. This substitution maintains detection reliability while eliminating the time delay that limits read channel capacity.
Data Source
AI summary
A method and system for providing format savings in data sectors. The method includes receiving a signal outputted from an analog-to-digital conversion circuit. The method further includes shifting a signal phase of the signal based at least upon a corrected phase at an output of a phase loop and a phase measured when the signal was digitally sampled by the analog-to-digital conversion circuit. The method also includes adjusting a gain of the signal based at least upon a current gain loop correction and a gain correction made when the signal was digitally sampled by the analog-to-digital conversion circuit. Additionally, the method includes adjusting the signal based at least upon an output of a current offset correction and an offset correction made when the signal was digitally sampled by the analog-to-digital conversion circuit. The method also includes outputting an adjusted signal to a sync mark detector.