Synchronization Character Sequences for Robust FEC Block Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing Ethernet passive optical network (EPON) systems face high probabilities of incorrect synchronization due to noise interference, leading to errors in data reception, particularly when three synchronization characters have errors in the synchronization headers of the FEC code word.
Innovation Solution
A method and device for information block coding and synchronization detecting using a synchronization character sequence where the conditions ∑i=1M-1DiffTi+1>1 and ∑i=1M-2DiffTi+2>0 are satisfied, ensuring that incorrect synchronization does not occur until at least four synchronization characters have errors simultaneously, thereby reducing the probability of incorrect synchronization.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional synchronization character sequences are used in FEC code words, then the system structure is simple and easy to implement, but the probability of incorrect synchronization increases due to noise interference affecting three or more synchronization characters
Solution Approach 1:
The patent changes the parameters of the synchronization character sequence by imposing specific constraints on the differences between adjacent characters. The conditions ∑i=1M-1DiffTi+1>1 and ∑i=1M-2DiffTi+2>0 modify the traditional synchronization sequence parameters to increase noise resistance, requiring at least four synchronization characters to have errors simultaneously for incorrect synchronization to occur.
2Reliability
If more synchronization characters are made error-resistant, then the probability of incorrect synchronization decreases, but the complexity of the synchronization character sequence design increases
Solution Approach 1:
The patent applies parameter changes by defining specific mathematical constraints on the synchronization character sequence differences. These parameter constraints provide a systematic way to design error-resistant sequences without arbitrary complexity, balancing reliability improvement with manageable design complexity.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A method and a device for information block coding and synchronization detecting are provided. Information block coding and synchronization detecting are preformed according to a synchronization character sequence satisfying certain conditions. Thus, the probability of incorrect synchronization is effectively reduced without increasing the complexity. Optimal synchronization character sequences in different lengths are provided to further reduce the probability of incorrect synchronization.