Synchronization Signal Layout for Low-Complexity Wireless Reception
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing synchronization signal arrangements in wireless communication systems, particularly in LTE D2D systems, result in increased computational complexity, power consumption, and inefficient power management due to non-uniform spacing of synchronization signals, leading to suboptimal synchronization performance and power usage.
Innovation Solution
A transmitter and receiver configuration that transmits a first type of synchronization signal in M1 symbols and a second type in M2 symbols of a subframe, with a fixed and equal symbol distance between each type, allowing for coherent detection of the second type without blind detection, thereby reducing computational load and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of time
If synchronization signals are transmitted in bursts with non-uniform spacing, then the receiver can obtain synchronization in a relatively short time, but the computational complexity and power consumption increase
Solution Approach 1:
The synchronization signal is divided into multiple segments (first type and second type) transmitted at different symbol positions. The first type is transmitted at symbol position 6 and the second type at symbol position 7, creating a segmented structure that allows the receiver to process each segment separately, reducing overall computational complexity while maintaining fast synchronization acquisition.
Solution Approach 2:
Different local properties are assigned to different parts of the synchronization signal. The first type of synchronization signal uses specific sequence properties optimized for initial detection, while the second type uses different sequence properties optimized for verification and timing refinement. This local differentiation allows each segment to be processed with specialized algorithms, reducing total computational load.
2Use of energy by moving object
If synchronization signals are transmitted in bursts, then power amplifier can be shut down between bursts to save transmission power, but the spacing between symbols becomes non-uniform increasing detection difficulty
Solution Approach 1:
The first type of synchronization signal is transmitted preliminarily at symbol position 6 to enable initial detection and acquisition. This preliminary action allows the receiver to prepare for the second type of signal at symbol position 7, making the non-uniform burst structure detectable despite the irregular spacing caused by power amplifier shutdown between bursts.
Solution Approach 2:
The first type of synchronization signal acts as an intermediary between the burst transmission structure and the second type of synchronization signal. It provides a detectable reference point that mediates the transition from the power-saving burst mode to the actual synchronization data transmission, making the non-uniform spacing interpretable by the receiver.
3Reliability
If multiple synchronisation signals are transmitted in a subframe, then comprehensive synchronization information is provided, but the power amplifier usage increases
Solution Approach 1:
The synchronization signals are transmitted in a periodic burst structure within the subframe, with the first type at symbol 6 and the second type at symbol 7. This periodic arrangement within a constrained window allows comprehensive synchronization information to be delivered while enabling the power amplifier to remain idle during the remaining symbols, thus reducing overall power usage while maintaining synchronization reliability.
Data Source
Figure 1A~1C
Figure 2A~2B
Figure 2C~2D
AI summary
A transmitter (110), a receiver (120) and methods (400, 600) therein, configured to transmit a first type of synchronisation signal, in M1 symbols li,, 0 ≤ i ≤ (M1 - 1) and a second type of synchronisation signal in M2 symbols kj, 0 ≤ j ≤ (M2 - 1) of a subframe (200), wherein M2 ≥ M1 ≥ 2. The transmitter (110) comprises a processor (520), configured to determine in which symbols li the synchronisation signal of the first type is to be transmitted, and in addition configured to calculate in which symbols kj, the synchronisation signal of the second type is to be transmitted, by placing each of the M2 symbols kj at a symbol distance from an associated symbol li, wherein said symbol distance between each of the M2 symbols kj and the respective associated symbol li is equal for all of the M1 symbols li in the subframe (200). The transmitter (110) also comprises a transmitting circuit (530) configured to transmit the synchronisation signals of the first type in the M1 symbols li, and transmitting the synchronisation signals of the second type in the M2 symbols kj.