Synchronous Image Data Transmission Timing Control for Large LCD Panels

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Large dimension LCD televisions require accurate synchronous data transmission between multiple image data transmission chips and the panel to display correct image data, but existing mechanisms fail to ensure timely alignment of transmission signals, leading to potential display issues.

Innovation Solution

An image data transmission apparatus with primary and secondary circuits that calculate and adjust transmission timings to equalize time differences between signal transmission and reception points, ensuring synchronous data transmission by adjusting the secondary timing based on the primary timing difference.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If multiple image data transmission chips are used to provide image data for different areas of the panel, then the display area and resolution are improved, but the difficulty of ensuring synchronous data transmission increases

Engineering Contradiction:
Improvedisplay areaVSAvoidsynchronous data transmission
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The transmission system is divided into a primary image data transmission chip and multiple secondary image data transmission chips. Each chip is responsible for transmitting image data to specific areas of the panel, with the primary chip handling the first image data and secondary chips handling second image data. This segmentation allows for manageable control of synchronous transmission across large display areas.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system implements a feedback mechanism where the primary image data transmission chip sends a first aligning signal to secondary chips, and secondary chips send aligning signals back to the primary chip. Based on the received aligning signals, each chip calculates time differences and adjusts transmission timing to ensure synchronous data arrival at the panel, creating a closed-loop control system for timing synchronization.

Inventive Principle:
Principle #23Feedback

2Measurement precision

If multiple image data transmission chips are used to provide image data for different areas of the panel, then the display resolution is improved, but the complexity of timing alignment increases

Engineering Contradiction:
Improvedisplay resolutionVSAvoidtiming alignment mechanism
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The timing alignment mechanism merges the functions of multiple chips into a coordinated system. The primary chip establishes a reference timing, and all secondary chips synchronize their transmission timing to this reference by calculating time differences based on mutual aligning signals. This merging approach simplifies the overall timing control compared to independent timing management for each chip.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

Aligning signals act as intermediaries between the primary and secondary image data transmission chips. These signals carry timing information that enables automatic synchronization without requiring complex external control circuits. The aligning signals mediate the timing coordination, allowing chips to autonomously adjust their transmission timing based on signal exchange.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Manufacturing precision

If timing adjustment is implemented to equalize time differences between transmission and reception, then data transmission accuracy is improved, but the device complexity increases

Engineering Contradiction:
Improvedata transmission accuracyVSAvoidtiming adjustment circuit
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

Each image data transmission chip automatically adjusts its own transmission timing based on aligning signals received from other chips. The primary chip calculates the time difference between sending the first aligning signal and receiving the second aligning signal, then adjusts its transmission timing accordingly. Secondary chips perform similar self-adjustment based on signals from the primary chip, eliminating the need for external timing control circuits.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The system dynamically changes the transmission timing parameter of image data based on calculated time differences. By adjusting the timing parameter according to the difference between transmission and reception times, the system ensures that all image data arrives at the panel simultaneously, achieving accurate synchronous transmission through parameter optimization.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11302243B2Image display system and image data transmission apparatus and method thereof having synchronous data transmission mechanism
Publication Date: 2022.04.12 REALTEK SEMICON CORP
  • US11302243B2 patent drawing
  • US11302243B2 patent drawing
  • US11302243B2 patent drawing

AI summary

The present disclosure discloses an image data transmission apparatus having synchronous data transmission mechanism. A primary image data transmission circuit transmits a primary aligning signal at a primary transmission time point and receives a secondary aligning signal at a primary reception time point, to calculate a primary time difference accordingly and generate a primary data transmission timing. A secondary image data transmission circuit transmits the secondary aligning signal at a secondary transmission time point and receives the primary aligning signal at a secondary reception time point, to calculate a secondary time difference and perform adjusting based on a timing adjusting amount to generate a secondary data transmission timing. The timing adjusting amount equalizes the primary and the secondary time differences. The primary and the secondary image data transmission circuits perform synchronous data transmission with an image data reception apparatus according to the primary and the secondary data transmission timings.