Systolic Array Cryptographic Processor for Side-Channel Attack Resistance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional data encryption solutions are vulnerable to side-channel attacks, which exploit implementation information such as timing, electro-mechanical, and power data to acquire sensitive information.
Innovation Solution
A cryptographic processor built around a systolic array of processing elements (PEs) that performs encryption and decryption using an encryption algorithm like AES, generating noise to prevent side-channel attacks by simultaneously executing operations and creating algorithmic noise.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional cryptographic chips are used for data encryption, then encryption functions can be performed, but the system becomes vulnerable to side-channel attacks
Solution Approach 1:
The cryptographic processor is divided into multiple processing elements (PEs) organized in an array, where each PE independently executes the same encryption algorithm simultaneously. This segmentation distributes the encryption task across multiple units, preventing side-channel attacks by eliminating timing variations that would exist in sequential processing.
Solution Approach 2:
Multiple processing elements are combined to work in parallel on the same encryption algorithm. By merging multiple PEs that execute identical operations simultaneously, the system achieves both functional redundancy and security against side-channel attacks through synchronized operation.
2Reliability
If multiple processing elements are used to perform encryption operations simultaneously, then security against side-channel attacks is improved, but device complexity increases
Solution Approach 1:
Each processing element in the array is designed as a universal unit capable of executing the complete encryption algorithm independently. This multi-functionality allows any PE to perform any encryption task, simplifying the overall system architecture while maintaining security through parallel execution.
Solution Approach 2:
All processing elements in the array are made homogeneous by implementing the same encryption algorithm in each PE. This uniformity ensures that all PEs operate identically and simultaneously, preventing side-channel attacks while simplifying control logic and system design.
3Reliability
If processing elements execute operations simultaneously to create algorithmic noise, then side-channel attack resistance is improved, but energy consumption increases
Solution Approach 1:
The processing elements execute encryption operations continuously and simultaneously without interruption, creating continuous algorithmic noise that masks side-channel information. This continuous parallel execution maintains security while optimizing energy efficiency through sustained operational activity.
Data Source
AI summary
A system and method for encrypting data. The system includes a controller and a processing element (PE) array coupled to the controller. The PE array is operative to perform one or more of encryption functions and decryption functions using an encryption algorithm. According to the system and method disclosed herein, by utilizing the PE array, the system encrypts and decrypts data efficiently and flexibly.


