Semiconductor Testline Structure With Backside Probe Pads for More DUTs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing complexity and scaling down of integrated circuits pose challenges for testline structures, particularly in accommodating more devices under test (DUTs) on a shrunk testline area and providing effective backside testing capabilities to meet the demands of advanced semiconductor devices with backside power rails, leading to inefficiencies in power consumption and testing processes.

Innovation Solution

The implementation of testline structures with both frontside and backside probe pads, where the backside probe pads allow for additional DUTs on the backside of the semiconductor device, enabling effective testing and housing more DUTs on a reduced testline area, and integrating backside power rails to reduce resistance and enhance device integration.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If testline structures are scaled down to accommodate more DUTs on smaller area, then the testline area is reduced, but the voltage drop across power rails increases and power consumption increases

Engineering Contradiction:
Improvetestline areaVSAvoidpower consumption
Core Design Contradiction:
Area of stationary objectVSLoss of energy

Solution Approach 1:

The patent introduces backside power rails as a third-dimensional solution to the scaling problem. Instead of continuing to shrink frontside power rails which increases resistance and power consumption, the invention adds power delivery capability from the backside of the substrate, effectively using the Z-dimension to solve the area-constrained power delivery problem. This allows continued testline area reduction without sacrificing power efficiency.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Loss of energy

If backside power rails are implemented to reduce resistance and power consumption, then power efficiency is improved, but existing testline structures cannot fully utilize the backside power rail technology

Engineering Contradiction:
Improvepower consumptionVSAvoidtestline structure compatibility
Core Design Contradiction:
Loss of energyVSAdaptability or versatility

Solution Approach 1:

The patent creates testline structures that are universally compatible with both frontside and backside probing configurations. The testline structures include both frontside probe pads and backside probe pads, allowing the same structure to serve multiple testing purposes and work with different probe card configurations. This multi-functionality enables full utilization of backside power rail technology while maintaining compatibility with existing testing methodologies.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Quantity of substance

If more DUTs are accommodated on the backside of the semiconductor device, then the device integration density is increased, but the testing process complexity increases

Engineering Contradiction:
Improvenumber of DUTsVSAvoidtesting process complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent segments the testing process into independent frontside and backside testing capabilities. By providing separate probe pads on both sides of the substrate, each DUT can be accessed and tested independently from either the frontside or backside, depending on the specific testing requirements. This segmentation simplifies the overall testing process complexity by allowing modular, independent test configurations rather than requiring complex integrated testing solutions.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20240038605A1Semiconductor structure with testline and method of fabricating same
Publication Date: 2024.02.01 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US20240038605A1 patent drawing
  • US20240038605A1 patent drawing
  • US20240038605A1 patent drawing

AI summary

A testline structure of a semiconductor device includes a substrate layer, a frontside insulating layer atop the substrate layer, a backside insulating layer under the substrate layer, and a probe pad structure vertically extending through the frontside insulating layer, the substrate layer, and the backside insulating layer. The probe pad structure includes a frontside probe pad in the frontside insulating layer and a backside probe pad in the backside insulating layer.