Tetra-layer Photoresist Patterning for Fine-Pitch Contact Formation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As semiconductor devices continue to shrink, traditional photolithography equipment struggles to maintain the required pitch between device elements, approaching the limits of its manufacturing capabilities, making it challenging to produce features with fine pitches in semiconductor devices.

Innovation Solution

A tetra-layer photoresist patterning process is employed, involving multiple masking layers and etching steps to transfer patterns accurately into various layers, allowing for the formation of fine-pitched conductive features and contact openings in semiconductor devices, using materials like titanium nitride and silicon oxynitride, and etching gases such as CF4 and CHF3 to achieve high etch selectivity and precision.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If traditional photolithography equipment is used, then manufacturing process is simple, but manufacturing precision deteriorates due to inability to produce fine pitch features

Engineering Contradiction:
Improvepitch controlVSAvoidpatterning process
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent divides the patterning process into multiple discrete steps using a tetra-layer photoresist structure. Each layer (bottom layer, first middle layer, second middle layer, top layer) performs a specific function in the pattern transfer sequence, enabling fine pitch features to be formed through sequential processing rather than a single step.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent adds vertical dimensionality by implementing a four-layer photoresist stack with different materials and functions at each layer. This multi-layer vertical structure enables precise pattern control in the lateral dimension by utilizing selective etching through the stacked layers, effectively trading vertical complexity for lateral precision.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Manufacturing precision

If photolithography process window is reduced for down-scaling, then device density increases, but manufacturing precision deteriorates as equipment reaches theoretical limits

Engineering Contradiction:
Improvefeature sizeVSAvoidprocess window
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

The patent changes the material parameters of the photoresist system by using a tetra-layer structure with specific material combinations (e.g., titanium nitride, silicon oxynitride, various photoresist compositions). Each layer has tailored etch selectivity and thickness parameters that enable precise pattern transfer at reduced feature sizes beyond conventional single-layer photoresist capabilities.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent introduces intermediate layers (first middle layer and second middle layer) between the bottom and top photoresist layers. These intermediate layers act as mediators that provide etch selectivity barriers and pattern definition interfaces, enabling precise control of fine pitch features through controlled etching through each intermediate layer.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Manufacturing precision

If multiple masking layers and etching steps are used, then manufacturing precision improves for fine pitch features, but device complexity increases

Engineering Contradiction:
Improvepattern definitionVSAvoidpatterning process
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent merges multiple patterning functions into a single integrated tetra-layer photoresist structure. The four layers work together in sequence during the etching process to achieve complex pattern transfer, combining what would traditionally require separate photolithography and etching steps into a unified multi-layer photoresist approach.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent uses composite material construction with four distinct photoresist layers, each with different material compositions and etch selectivities. This composite structure (bottom layer, first middle layer, second middle layer, top layer) enables precise pattern control through differential etching, where each material layer responds differently to etching processes to achieve the desired fine pitch pattern.

Inventive Principle:
Principle #40Composite materials

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This process enables the precise formation of fine-pitched conductive features and contact openings, improving the definition and accuracy of semiconductor device patterns, reducing the risk of metal-to-source/drain bridges and enhancing the control of contact resistance, thus overcoming the limitations of traditional photolithography in producing smaller semiconductor features.

Implementation Method 1

etching the target layer using the slot pattern and the cut pattern of the first mask layer to form contact openings in the target layer

Methodology Applied
Scientific EffectPlasma etching: Plasma

Data Source

PatentUS11121026B2Semiconductor device and method of manufacture
Publication Date: 2021.09.14 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11121026B2 patent drawing
  • US11121026B2 patent drawing
  • US11121026B2 patent drawing

AI summary

Methods of patterning openings for conductive contacts in a target layer of a semiconductor device and methods of forming conductive contacts. The method of patterning openings may be used to form contact openings in an inter-layer dielectric (ILD) layer of a semiconductor substrate for contacts to source/drain regions of FinFET devices. A hard mask layer may be patterned to form a cut mask by transferring slotted openings of a first middle layer of a tetra-layer photoresist and a cut MD pattern of a photoresist layer formed over the first middle layer of the tetra-layered photoresist using photolithography techniques. Once the cut mask is formed, contact openings are formed within the ILD layer down to the source/drain regions of the FinFET devices of the semiconductor substrate. The contact openings may be filled with conductive material(s) to define conductive contacts (e.g., conductive plugs).