TFT Backplane ESD Protection via Row-Column Decoding
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The testing of thin-film transistor backplane arrays in high-resolution displays is hindered by the need for additional wires and connections, which increases cost and complexity, and limits the number of transistors and pixel elements that can be included, especially in space-constrained applications.
Innovation Solution
The use of decoders electrically coupled to row and column connections on the backplane array, along with severable electrical components like fuses or electrostatic discharge protection devices, allows for efficient testing and potential bypassing of defective elements without permanent integration, reducing the need for extensive wiring.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If additional wires are connected to each transistor in each pixel element for testing, then testing capability is improved, but device complexity and cost increase significantly
Solution Approach 1:
The backplane array is segmented into rows and columns with shared connection lines. Instead of connecting wires to each individual transistor, the patent uses row connections and column connections that can be selectively activated through decoder circuits, allowing testing of multiple transistors through a limited number of external wire connections.
Solution Approach 2:
The row connections and column connections serve multiple functions: they are used for both normal display operation and for testing purposes. The same physical infrastructure supports both driving the display pixels and enabling test current flow through selected transistors, eliminating the need for separate dedicated test wiring.
2Reliability
If additional wires are added to each transistor for testing, then testing capability is improved, but the number of transistors and pixel elements that can be included is reduced
Solution Approach 1:
The backplane array is segmented into rows and columns with shared connection lines. Instead of connecting wires to each individual transistor, the patent uses row connections and column connections that can be selectively activated through decoder circuits, allowing testing of multiple transistors through a limited number of external wire connections.
Solution Approach 2:
The patent transitions from a one-to-one wiring scheme (one wire per transistor) to a two-dimensional addressing scheme using row and column intersections. This dimensional change allows N×M transistors to be accessed through only N+M external connection lines, exponentially increasing the number of testable transistors relative to the number of wires.
3Ease of repair
If severable electrical connections are used for testing, then ease of repair and testing flexibility is improved, but device complexity increases
Solution Approach 1:
Severable connections such as fuses are pre-installed in the circuit paths during manufacturing. These connections remain intact during normal operation but can be selectively severed after testing to isolate defective components. The severable connections are prepared in advance and activated only when needed for repair or component isolation.
Solution Approach 2:
The patent uses fuses that can be selectively blown to isolate defective transistors or components. Once a defect is identified through testing, the corresponding fuse is severed to permanently disconnect the defective element from the functional circuit. This allows the defective component to be discarded while the rest of the system continues to operate.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables effective testing of thin-film transistor backplane arrays while minimizing additional components, allowing for more transistors and pixel elements in displays and reducing the risk of damage from electrical discharges during manufacturing and testing.
Implementation Method 1
electrostatic discharge protection component establishes an electrical connection between at least two portions of the device in response to the presence of an electrical current with a magnitude greater than a predetermined level
Data Source
AI summary
The present invention provides devices and methods for testing the electrical performance of thin-film transistor backplane arrays and protecting thin-films during testing and handling.