Thin Film Transistor Charge Trap Layer Electrostatic Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional thin film transistors (TFTs) face issues with imperfect interfaces between the channel material and the substrate, leading to inconsistent charge accumulation, which affects the threshold voltage and subthreshold swing, resulting in reduced power efficiency and increased switching speed due to limited electrostatic gate control.

Innovation Solution

Incorporating a charge trap layer between the channel and the interlayer dielectric layer, which introduces a fixed charge to set the channel potential and improve electrostatic gate control, using insulator materials with charged particles matching the polarity of the majority carriers to enhance carrier control.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If a conventional TFT structure without charge trap layer is used, then the device complexity is low, but the electrostatic gate control is limited resulting in higher threshold voltage and reduced power efficiency

Engineering Contradiction:
Improvepower efficiencyVSAvoiddevice complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

A charge trap layer is introduced as an intermediary component between the gate dielectric and the channel. This layer contains trapped charges that generate an electric field to improve electrostatic gate control over the channel, enabling lower threshold voltage and enhanced power efficiency without fundamentally changing the TFT architecture

Inventive Principle:
Principle #24Intermediary (Mediator)

2Manufacturing precision

If the interface between channel material and substrate is imperfect, then the manufacturing process is simpler, but inconsistent charge accumulation occurs affecting threshold voltage control

Engineering Contradiction:
Improvethreshold voltage controlVSAvoidease of manufacture
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

The charge trap layer serves as a mediator between the gate dielectric and the channel, providing a controlled mechanism for charge accumulation. This intermediary layer ensures consistent charge distribution and improves threshold voltage control regardless of interface imperfections between the channel and substrate

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

By introducing a dedicated charge trap layer with specific material properties and charge characteristics, the system gains precise control over the electrical parameters (threshold voltage, subthreshold swing) without requiring perfect interface conditions

Inventive Principle:
Principle #35Parameter changes

3Speed

If no charge trap layer is present, then the device structure is simpler, but the subthreshold swing is affected resulting in slower switching speeds

Engineering Contradiction:
Improveswitching speedVSAvoiddevice complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The charge trap layer acts as an intermediary that enhances the electrostatic coupling between gate and channel, enabling faster switching by improving the subthreshold swing characteristic through controlled charge distribution

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution provides improved electrostatic gate control and a more reliable, lower threshold voltage that is well-controlled, leading to enhanced power efficiency and faster switching speeds in TFTs.

Implementation Method 1

a charge trap layer between the channel and the ILD layer, wherein (a)(i) the channel includes carriers selected from the group consisting of hole carriers and electron carriers, (a)(ii) the charge trap layer includes an insulator material that includes charged particles having a polarity equal to a polarity of the carriers

Methodology Applied
Scientific EffectElectrostatics: Electrostatics

Data Source

PatentUS11658222B2Thin film transistor with charge trap layer
Publication Date: 2023.05.23 INTEL CORP
  • US11658222B2 patent drawing
  • US11658222B2 patent drawing
  • US11658222B2 patent drawing

AI summary

An embodiment includes an apparatus comprising: a substrate; a thin film transistor (TFT) comprising: source, drain, and gate contacts; a semiconductor material, comprising a channel, between the substrate and the gate contact; a gate dielectric layer between the gate contact and the channel; and an additional layer between the channel and the substrate; wherein (a)(i) the channel includes carriers selected from the group consisting of hole carriers or electron carriers, (a)(ii) the additional layer includes an insulator material that includes charged particles having a polarity equal to a polarity of the carriers. Other embodiments are described herein.