Thin Film Transistor with Dual Drain Channels for OLED Luminance Uniformity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In organic light emitting diode (OLED) displays, pixels face issues with generating light at desired luminance for grayscale representation, leading to non-uniform image display due to varying transistor characteristics with applied voltage across frames.
Innovation Solution
A thin film transistor with a semiconductor having a source region, two drain regions separated by current channels of different lengths, and a bypass line connecting these drain regions, allowing for easy application of off-bias voltage to initialize the driving transistor, ensuring uniform luminance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a conventional single drain region structure is used, then the device structure is simple, but the transistor characteristics vary with applied voltage across frames leading to non-uniform luminance
Solution Approach 1:
The drain region is segmented into two separate drain regions (first drain region and second drain region) with different channel lengths. This segmentation allows the transistor to have different current paths, enabling better control over transistor characteristics and reducing voltage-dependent variations that cause non-uniform luminance across frames.
Solution Approach 2:
Different portions of the transistor (first current channel and second current channel) are designed with different local characteristics, specifically different channel lengths. The first current channel has a longer length while the second has a shorter length, creating local quality differences that allow the transistor to maintain more stable characteristics across varying voltage conditions.
2Reliability
If off-bias voltage is not applied, then the transistor operates normally, but the transistor characteristics vary across frames causing image display issues
Solution Approach 1:
The transistor is initialized by applying off-bias voltage before normal operation begins. This preliminary action resets the transistor characteristics to a known state, ensuring consistent starting conditions for each frame and preventing characteristic drift that would cause image display issues.
Solution Approach 2:
The bypass line acts as an intermediary element that connects the first drain region and second drain region, enabling the application of off-bias voltage to initialize the transistor. This intermediary structure facilitates the initialization process without interfering with normal transistor operation during image display.
3Reliability
If the first current channel is longer, then the transistor has better stability, but the current flow through the channel is reduced
Solution Approach 1:
The transistor dynamically switches between or utilizes both the first current channel (longer, more stable) and the second current channel (shorter, higher current) depending on operational requirements. This dynamic utilization of multiple current paths with different characteristics allows the system to achieve both stability and adequate current flow.
Solution Approach 2:
The two current channels are deliberately designed with asymmetric lengths - the first current channel is longer for stability while the second is shorter for higher current capability. This asymmetric design allows each channel to serve different functional purposes, and the combination provides both stability and sufficient power.
Data Source
AI summary
A thin film transistor includes a semiconductor formed on a substrate and having a source region, a first drain region spaced apart from the source region by a first current channel, and a second drain region spaced apart from the source region by a second current channel which has the different length from that of the first current channel, a gate electrode insulated from the semiconductor by a gate insulating layer, a source electrode connected to the source region of the semiconductor, a first drain electrode connected to the first drain region of the semiconductor, a second drain electrode connected to the second drain region of the semiconductor, and a bypass line electrically connecting the first drain region and the second drain region.