Thin-Film Transistor Substrate With Overlapping Protective Metal Layer
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing thin-film transistor substrates face challenges in maintaining uniformity and stability due to factors like voltage changes, static electricity, and impurity diffusion, which affect the characteristics and performance of thin-film transistors in display devices.
Innovation Solution
A thin-film transistor substrate design featuring a flexible plastic substrate with a specific structure including a first and second buffer layer, a semiconductor layer with channel, source, and drain regions, a lower protective metal layer that overlaps the channel region but not the lightly doped regions, and a gate electrode connected to the lower protective metal layer, which helps in reducing hot-carrier generation and off-current.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a conventional thin-film transistor substrate structure is used, then the manufacturing process is simple, but the transistor characteristics are unstable due to voltage changes and static electricity
Solution Approach 1:
The substrate structure is segmented into multiple functional layers: a base substrate, a first buffer layer, a lower protective metal layer, a second buffer layer, and a passivation layer. Each layer serves a specific function in protecting the semiconductor layer and stabilizing transistor characteristics against external electrical disturbances.
Solution Approach 2:
The lower protective metal layer is positioned between the first and second buffer layers, directly beneath the semiconductor layer, to provide beforehand protection against voltage changes and static electricity before these external factors can affect the transistor characteristics.
2Reliability
If the lower protective metal layer overlaps the lightly doped regions, then electrical connection is improved, but hot-carrier generation increases
Solution Approach 1:
The lower protective metal layer is designed with selective spatial overlap: it overlaps the channel region to provide electrical connection and stability, but deliberately avoids overlapping the lightly doped regions to prevent hot-carrier generation. This local differentiation of overlap regions optimizes both electrical connection and reduces harmful effects.
3Manufacturing precision
If the substrate is made rigid (glass), then manufacturing precision is easier to maintain, but flexibility and weight are compromised
Solution Approach 1:
The substrate is replaced with a flexible plastic substrate that, when combined with the multi-layer buffer and protective structure, maintains sufficient structural precision for manufacturing while achieving weight reduction and flexibility requirements for modern display devices.
4Reliability
If the lower protective metal layer is made wider to overlap more regions, then protection coverage is improved, but parasitic capacitance increases
Solution Approach 1:
The lower protective metal layer's width is locally optimized to overlap only the channel region without extending over the lightly doped regions. This provides adequate protection coverage for the critical channel area while minimizing the total overlap area and thus reducing parasitic capacitance between the metal layer and the semiconductor structure.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A thin-film transistor substrate and a display device comprising the same are provided which can improve display quality by reducing or preventing deterioration of the characteristics of thin-film transistors. The thin-film transistor substrate comprises thin-film transistors on a lower protective metal layer (114). Each thin-film transistor comprises a buffer layer (116), a semiconductor layer (120), a first insulating film (125), a gate electrode (130), a second insulating film (135), a source electrode (140) and a drain electrode (145), and a first electrode. The lower protective metal layer (114) is electrically connected to the gate electrode (130) and overlaps the channel region (CH) of the semiconductor layer (120).