Thin Film Transistor Deck Selection for Memory Scaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As memory devices scale, the area of the substrate required for decoding and addressing circuitry increases, limiting the number of decks that can be supported due to space constraints, leading to scaling limitations.
Innovation Solution
Implementing deck selection circuitry, such as thin-film transistors, among the layers of a memory device to leverage common substrate-based circuitry, allowing for the distribution of decoding and addressing components across multiple decks, thereby improving scaling by reducing the area utilization on the substrate.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If decoding and addressing circuitry is implemented on the substrate, then the memory device can be operated, but the substrate area required increases, limiting the number of decks that can be supported
Solution Approach 1:
The patent moves decoding and addressing circuitry from the substrate plane to the vertical dimension by implementing thin-film transistor-based circuitry within the deck structure itself. This allows the same functionality to be achieved without increasing substrate footprint, enabling scaling to more decks by utilizing the third dimension (vertical stacking) rather than expanding horizontally across the substrate.
Solution Approach 2:
The patent segments the decoding and addressing functions from the substrate and distributes them across multiple decks using thin-film transistors. Each deck can contain its own selection circuitry, allowing independent addressing and reducing the burden on substrate-based circuitry. This segmentation enables parallel operation and reduces substrate area requirements.
2Quantity of substance
If more decks are added to increase memory capacity, then storage capability improves, but the substrate area required for supporting circuitry increases proportionally
Solution Approach 1:
The patent enables memory capacity scaling by transitioning from two-dimensional substrate-based circuitry to three-dimensional vertical stacking with thin-film transistor implementation. This allows multiple decks to be stacked above the substrate without requiring proportional increases in substrate area, as the selection and addressing circuitry are distributed throughout the vertical stack rather than being confined to the substrate plane.
Solution Approach 2:
The thin-film transistor-based circuitry provides universal functionality across multiple decks, with common substrate-based circuitry serving multiple purposes. The same substrate infrastructure supports addressing, decoding, and selection functions for all decks, reducing the need for dedicated substrate area per deck and enabling scalable memory capacity expansion.
Data Source
AI summary
Methods, systems, and devices for thin film transistor deck selection in a memory device are described. A memory device may include memory arrays arranged in a stack of decks formed over a substrate, and deck selection components distributed among the layers to leverage common substrate-based circuitry. For example, each memory array of the stack may include a set of digit lines of a corresponding deck, and deck selection circuitry operable to couple the set of digit lines with a column decoder that is shared among multiple decks. To access memory cells of a selected memory array on one deck, the deck selection circuitry corresponding to the memory array may each be activated, while the deck selection circuitry corresponding to a non-selected memory array on another deck may be deactivated. The deck selection circuitry, such as transistors, may leverage thin-film manufacturing techniques, such as various techniques for forming vertical transistors.