Third-Order PLL Timing Recovery in OFDM Systems
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing MIMO-OFDM systems face challenges in quickly acquiring and stably tracking sampling phase variations due to sampling frequency offset, particularly in low SNR and multipath fading channels, with existing solutions either being complex or inefficient for integrated circuit implementation.
Innovation Solution
A third-order phase lock loop (PLL) combined with a two-dimensional maximum likelihood estimator is used for timing recovery, which includes a Fast Fourier Transform stage, phase rotation, frequency offset estimation, and low-pass filtering to accurately adjust sampling clock synchronization.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If existing timing recovery methods are used, then implementation cost is reduced, but acquisition speed is slow and tracking stability is poor
Solution Approach 1:
The patent changes the order of the PLL from conventional second-order to third-order, which fundamentally alters the system dynamics and enables both fast acquisition and stable tracking. The third-order PLL introduces an additional integrator that provides better low-frequency noise rejection and smoother phase correction, directly resolving the contradiction between speed and reliability.
Solution Approach 2:
The patent replaces conventional correlation-based timing recovery with a third-order PLL that uses phase difference detection and integration. This substitution of the underlying mechanism enables superior performance in both acquisition speed and tracking stability while maintaining implementation feasibility.
2Speed
If conventional PLL structures are used, then device complexity is low, but acquisition speed is slow and tracking is unstable
Solution Approach 1:
The patent increases the PLL order from 2 to 3, which changes the fundamental response characteristics. The third-order structure provides an extra degree of freedom that enables fast acquisition without sacrificing stability, and the complexity increase is manageable through efficient implementation of the additional integrator stage.
3Reliability
If third-order PLL is implemented, then acquisition speed increases and tracking stability improves, but device complexity increases
Solution Approach 1:
The patent segments the third-order PLL into distinct functional modules: phase difference estimation, frequency offset calculation, and integration accumulation. This segmentation allows each component to be implemented efficiently and independently, managing the overall complexity while maintaining the benefits of third-order operation.
Data Source
AI summary
An apparatus for timing recovery in an OFDM system comprises a third order phase lock loop comprising a Fast Fourier Transform stage for receiving a number of input signals in the time domain and transforming the signals to the frequency domain. A phase rotation stage adjusts the phase of one or more of the transformed signals. A frequency offset estimation stage estimates frequency offset between sampled signals and a first accumulator accumulates the frequency offset estimates. A low pass filter couplable to an output of the first accumulator stabilizes the phase lock loop. A second accumulator accumulates outputs of the low pass filter and controls phase rotation in the phase rotation stage. A controller controls timing associated with the window of operation of the Fast Fourier Transform process and is itself controlled by the second accumulator. There is also disclosed a receiver comprising the above apparatus and a method for timing recovery in an OFDM system.