Thread Synchronization Circuitry for Power Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional clock configuration methodologies in computing devices are non-systematic and lack generalization and customization capabilities, negatively impacting workload execution and failing to achieve sufficient optimization of target systems during task execution.

Innovation Solution

The implementation of synchronization circuitry that identifies and adjusts trigger frequencies for application threads to synchronize them to a common synced trigger frequency, enabling power savings and improved user experience across multiple threads by delaying thread execution to align with a synchronized timer interval.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional clock configuration methodologies are used, then device complexity is reduced, but thread synchronization precision and system optimization are insufficient

Engineering Contradiction:
Improvethread synchronization precisionVSAvoidclock configuration complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent introduces a synchronization circuit as an intermediary component between the clock source and application threads. This circuit receives the clock signal and generates synchronized trigger signals for multiple threads, acting as a mediator that coordinates timing without requiring complex configuration of each individual thread's clock settings.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The synchronization circuit serves multiple functions: it acts as a clock distributor, a trigger signal generator, and a thread coordination mechanism all in one component. This multi-functional approach reduces the need for separate clock configuration mechanisms for each thread, thereby reducing overall device complexity while improving synchronization precision.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Use of energy by moving object

If threads execute without synchronization, then processing speed is faster, but energy consumption increases

Engineering Contradiction:
Improveenergy consumptionVSAvoidprocessing speed
Core Design Contradiction:
Use of energy by moving objectVSProductivity

Solution Approach 1:

The patent implements periodic trigger signals based on a unified clock frequency to activate threads at optimized intervals. This periodic synchronization allows threads to execute in coordinated bursts rather than continuously, reducing energy consumption during idle periods while maintaining necessary processing throughput through efficient batch execution.

Inventive Principle:
Principle #19Periodic action

3Loss of energy

If threads are synchronized to a common frequency, then power savings are achieved, but thread execution flexibility is reduced

Engineering Contradiction:
Improvepower savingsVSAvoidthread execution flexibility
Core Design Contradiction:
Loss of energyVSAdaptability or versatility

Solution Approach 1:

The synchronization circuit dynamically adjusts trigger signal generation based on the unified clock frequency while allowing individual threads to maintain their specific execution requirements. The circuit can modulate the timing and frequency of trigger signals sent to different threads, providing adaptive control that balances power efficiency with execution flexibility.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS20220334888A1Methods and apparatus to synchronize threads
Publication Date: 2022.10.20 INTEL CORP
  • US20220334888A1 patent drawing
  • US20220334888A1 patent drawing
  • US20220334888A1 patent drawing

AI summary

Methods, apparatus, systems, and articles of manufacture are disclosed to synchronized threads. Example apparatus disclosed herein identify a first trigger frequency associated with a first application thread, the first trigger frequency corresponding to first times of first requests associated with the first application thread. Disclosed example apparatus also identify a second trigger frequency associated with a second application thread, the second trigger frequency corresponding to second times of second requests associated with the second application thread, the second trigger frequency different from the first trigger frequency. Disclosed example apparatus further determine a third trigger frequency based on the first and second trigger frequencies, and adjust at least one of the first requests or the second requests to the third trigger frequency.