Three-Level Transmitter Circuit for Higher Symbol Rate Links

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current high-speed interfaces in electronic devices face limitations in increasing symbol rate, necessitating a solution to enhance data transmission capacity.

Innovation Solution

A transmitter system comprising serializers and output control circuits, configured to generate and control serial signals with multiple voltage levels, allowing for differential and three-phase signal transmission modes, thereby increasing symbol rate.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data is exchanged using high-speed interface with several Gbps, then data transmission capacity is improved, but symbol rate cannot be further increased

Engineering Contradiction:
Improvedata transmission capacityVSAvoidsymbol rate
Core Design Contradiction:
ProductivityVSSpeed

Solution Approach 1:

The patent applies parameter changes by transitioning from conventional two-level voltage signaling to three-level voltage signaling (first voltage, second voltage, and third voltage). This changes the fundamental parameter of signal representation, allowing each signal to carry more information (2 bits per symbol instead of 1 bit), thereby increasing the symbol rate and data transmission capacity simultaneously

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent implements dynamic signal generation through multiple serializers (first, second, and third serializers) that generate serial signals dynamically. The output control circuits dynamically control the voltage levels based on the serial signals, enabling flexible and high-speed data transmission that adapts to different communication requirements

Inventive Principle:
Principle #15Dynamics

2Productivity

If three signals with three voltage levels are used to increase transmission capacity, then data transmission capacity is improved, but device complexity increases

Engineering Contradiction:
Improvetransmission capacityVSAvoidcircuit complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent divides the transmission function into multiple independent serializers (first serializer, second serializer, third serializer), each handling a specific signal line. This segmentation allows each serializer to operate independently at high speed, simplifying the design while achieving high overall transmission capacity through parallel operation of multiple signal lines

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent combines multiple signal lines (first signal, second signal, third signal) each with three voltage levels into a unified transmission system. By merging these signals and using coordinated output control circuits, the system achieves high transmission capacity while managing complexity through integrated control rather than separate complex circuits for each signal

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11683202B2Transmitter and communication system
Publication Date: 2023.06.20 SONY SEMICON SOLUTIONS CORP
  • US11683202B2 patent drawing
  • US11683202B2 patent drawing
  • US11683202B2 patent drawing

AI summary

Transmitters and communication systems are disclosed. In one example, a transmitter includes first to third serializers that generate first to third serial signals; a first output section configured to set a voltage of a first output terminal; a first output control circuit configured to control an operation of the first output section on the basis of the first serial signal and the second serial signal; a second output section configured to set a voltage of a second output terminal; a second output control circuit configured to control an operation of the second output section on the basis of the third serial signal and the first serial signal; a third output section configured to set a voltage of a third output terminal; and a third output control circuit configured to control an operation of the third output section on the basis of the second serial signal and the third serial signal.