Three-Stage Amplifier Compensation for Large Capacitive Loads

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-color-depth LCD drivers require numerous amplifiers with large capacitive loads, leading to increased cost, settling time, and high-frequency gain droop due to the need for external resistors to stabilize glitch energy during digital-to-analog conversion.

Innovation Solution

A three-stage amplifier design incorporating a feedback loop with a current buffer and compensation capacitance, featuring an active left half-plane zero stage to cancel parasitic poles and extend drivability without increasing power or area, utilizing a feedforward transconductance stage for gain compensation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If external resistors are used in series with the output to handle large capacitive load, then glitch energy is stabilized, but cost increases and settling time increases

Engineering Contradiction:
Improveglitch energy stabilizationVSAvoidsettling time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent extracts the harmful external resistor from the system by implementing an internal active left half plane zero stage that cancels the parasitic pole, eliminating the need for external series resistors while maintaining stability with large capacitive loads

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent employs feedback through the active left half plane zero stage embedded in the amplifier circuit, which actively compensates for the parasitic pole effects and stabilizes glitch energy without requiring external passive components

Inventive Principle:
Principle #23Feedback

2Reliability

If external resistors are used in series with the output to handle large capacitive load, then glitch energy is stabilized, but high-frequency gain droops

Engineering Contradiction:
Improveglitch energy stabilizationVSAvoidhigh-frequency gain
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent removes the external series resistor that causes high-frequency gain droop by implementing an active left half plane zero stage that internally compensates for parasitic poles, preserving high-frequency gain while stabilizing glitch energy

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent changes the compensation approach from passive external resistance to active internal pole cancellation, transforming the system parameters to maintain high-frequency gain while achieving glitch energy stabilization

Inventive Principle:
Principle #35Parameter changes

3Ease of operation

If conventional buffer amplifiers are used with large capacitive load, then output buffering is achieved, but power consumption increases and area increases

Engineering Contradiction:
Improveoutput buffering capabilityVSAvoidpower consumption
Core Design Contradiction:
Ease of operationVSUse of energy by moving object

Solution Approach 1:

The patent merges the frequency compensation function and the output buffering function into a single integrated three-stage amplifier design with embedded active left half plane zero stage, eliminating the need for separate external compensation components and reducing overall power consumption

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The amplifier design achieves multi-functionality by integrating pole cancellation, frequency compensation, and output buffering capabilities within the same circuit structure, allowing the system to handle large capacitive loads efficiently without additional power-consuming external components

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS8963639B2Frequency compensation techniques for low-power and small-area multistage amplifiers
Publication Date: 2015.02.24 UNIV OF MACAU
  • US8963639B2 patent drawing
  • US8963639B2 patent drawing
  • US8963639B2 patent drawing

AI summary

A three stage amplifier is provided and the three stage amplifier comprises a first gain stage, a second gain stage and a third gain stage wherein said first stage receives an amplifier input signal and said third gain stage outputs an amplifier output signal. The amplifier includes a feedback loop having a current buffer and a compensation capacitance provided from the output of said third gain stage to the output of the first gain stage. In addition, an active left half plane zero stage is embedded in said feedback loop for cancelling a parasitic pole of said feedback loop.