Three-Transmitter Equalization for Lower Jitter and Power

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional three-transmitter multi-phase systems face challenges in reducing inter-symbol interference and power consumption as data rates increase, with traditional equalization techniques leading to worsened timing jitter and power wastage.

Innovation Solution

A three-transmitter multi-phase system with intelligent equalization that selectively emphasizes and de-emphasizes rising and falling edges for mid-level transitions, controlled by a logic circuit to reduce power consumption and data jitter.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If traditional equalization techniques are applied to three-transmitter multi-phase system, then inter-symbol interference is addressed, but timing jitter worsens and power consumption increases

Engineering Contradiction:
Improveinter-symbol interference mitigationVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent changes the equalization parameter from traditional binary signaling parameters to multi-phase signaling parameters. Specifically, it applies equalization techniques designed for three-transmitter multi-phase systems where signals transition between high, mid-level, and low voltages, rather than using conventional two-level signaling equalization. This parameter change allows the system to address inter-symbol interference appropriate to the multi-phase protocol while avoiding the over-emphasis problems that cause excessive power consumption and timing jitter in traditional approaches.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If traditional equalization techniques are applied to three-transmitter multi-phase system, then inter-symbol interference is addressed, but timing jitter worsens

Engineering Contradiction:
Improveinter-symbol interference mitigationVSAvoidtiming jitter
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The patent changes the equalization parameter from traditional binary signaling parameters to multi-phase signaling parameters. Specifically, it applies equalization techniques designed for three-transmitter multi-phase systems where signals transition between high, mid-level, and low voltages, rather than using conventional two-level signaling equalization. This parameter change allows the system to address inter-symbol interference appropriate to the multi-phase protocol while avoiding the over-emphasis problems that cause excessive power consumption and timing jitter in traditional approaches.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If data transmission rate is increased in SERDES system, then data throughput improves, but inter-symbol interference increases making equalization complicated

Engineering Contradiction:
Improvedata transmission rateVSAvoidequalization complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent employs dynamic equalization coefficients that adapt to the multi-phase signaling conditions. The system dynamically adjusts equalization parameters based on the specific three-transmitter multi-phase protocol characteristics, allowing effective compensation for inter-symbol interference at high data rates without requiring overly complex fixed equalization schemes. This dynamic adaptation enables the system to maintain simplicity while achieving high-speed performance.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the equalization parameter from traditional binary signaling parameters to multi-phase signaling parameters. Specifically, it applies equalization techniques designed for three-transmitter multi-phase systems where signals transition between high, mid-level, and low voltages, rather than using conventional two-level signaling equalization. This parameter change allows the system to address inter-symbol interference appropriate to the multi-phase protocol while avoiding the over-emphasis problems that cause excessive power consumption and timing jitter in traditional approaches.

Inventive Principle:
Principle #35Parameter changes

4Productivity

If three-transmitter multi-phase system is used instead of SERDES, then data transmission rate doubles, but inter-symbol interference must still be addressed

Engineering Contradiction:
Improvedata transmission rateVSAvoidinter-symbol interference
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent changes the equalization parameter from traditional binary signaling parameters to multi-phase signaling parameters. Specifically, it applies equalization techniques designed for three-transmitter multi-phase systems where signals transition between high, mid-level, and low voltages, rather than using conventional two-level signaling equalization. This parameter change allows the system to address inter-symbol interference appropriate to the multi-phase protocol while avoiding the over-emphasis problems that cause excessive power consumption and timing jitter in traditional approaches.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentEP3427455B1Intelligent equalization for a three-transmitter multi-phase system
Publication Date: 2020.07.29 QUALCOMM INC
  • EP3427455B1 patent drawingFigure 1
  • EP3427455B1 patent drawingFigure 2A
  • EP3427455B1 patent drawingFigure 2B

AI summary

An intelligent equalization technique is provided for a three-transmitter system in which mid-level transitions are selectively emphasized and de-emphasized to conserve power and reduce data jitter.