Tiered Memory Subsystem With Dual Control Buses
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern data storage systems face challenges in balancing high capacity, low latency, high bandwidth, and low power requirements, particularly as technology scales below 10 nm, with DRAM's write path reliability and endurance shortcomings making it difficult to replace traditional memory technologies.
Innovation Solution
A tiered memory system is implemented, comprising a fast control bus for critical timing operations using traditional DRAM and a reduced performance control bus for non-critical timing operations, managed by a memory controller to optimize execution efficiency and accommodate large application databases.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If DRAM capacity is increased by reducing geometry, then storage capacity is improved, but system reliability deteriorates due to increased number of memory modules requiring more PCBs, power supplies, and cooling fans
Solution Approach 1:
The memory system is segmented into multiple tiers with different performance characteristics. The first tier provides high-speed storage with critical timing, while the second tier provides capacity storage with non-critical timing. This segmentation allows the system to achieve high capacity without proportionally increasing the number of high-reliability components, as the second tier can use less reliable but lower-cost storage devices.
Solution Approach 2:
Different parts of the memory subsystem are assigned different quality levels appropriate to their function. The first tier uses high-quality, high-speed memory for critical operations, while the second tier uses lower-quality, lower-cost memory for non-critical storage. This local differentiation optimizes the balance between reliability and capacity.
2Quantity of substance
If the number of memory modules is increased to manage increasing data capacity, then storage capacity is improved, but device complexity increases due to more PCBs, power supplies, and cooling fans
Solution Approach 1:
Multiple memory tiers are merged into a unified memory subsystem managed by a single memory controller. This consolidation reduces the number of separate PCBs, power supplies, and cooling fans that would be required if each memory module operated independently. The merged architecture achieves high capacity while limiting the growth of system complexity.
Solution Approach 2:
The memory controller serves multiple functions by managing both the first tier (high-speed) and second tier (capacity) memory subsystems through a unified interface. This multi-functional design reduces the need for separate control circuits for each memory tier, thereby reducing overall device complexity while maintaining high storage capacity.
3Quantity of substance
If a single memory tier is used to provide high capacity, then storage capacity is improved, but performance deteriorates due to increased latency and reduced bandwidth
Solution Approach 1:
The memory subsystem is divided into two segments with different performance characteristics. The first tier is optimized for speed with critical timing for frequently accessed data, while the second tier is optimized for capacity with non-critical timing for less frequently accessed data. This segmentation allows the system to maintain high performance for critical operations while achieving high overall capacity.
Solution Approach 2:
The system applies partial optimization by providing high-speed access only to the portion of data that is most frequently accessed (first tier), while accepting slower access for the remaining data (second tier). This partial action approach balances performance and capacity requirements without requiring the entire memory system to operate at maximum speed.
Data Source
AI summary
An electronic system includes: a processor configured to access operation data; a local cache memory, coupled to the processor, configured to store a limited amount of the operation data; a memory controller, coupled to the local cache memory, configured to maintain a flow of the operation data; and a memory subsystem, coupled to the memory controller, including: a first tier memory configured to store the operation data, with critical timing, by a fast control bus, and a second tier memory configured to store the operation data with non-critical timing, by a reduced performance control bus.