Tile Buffer Programmable Stage for Graphics Bandwidth Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Graphics processing systems, particularly tile-based ones, face challenges in reducing bandwidth consumption for external memory reads and writes, which leads to high power consumption and heat generation, despite existing techniques like texture and frame buffer compression.
Innovation Solution
Incorporating a programmable processing stage that allows direct reading and processing of data from the tile buffer, eliminating the need for storage and re-storage in external memory, and enabling operations like texture compression and metadata generation on-chip.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If data is stored and re-stored in external memory for graphics processing operations, then flexibility and processing capability are improved, but bandwidth consumption and power consumption increase
Solution Approach 1:
The tile buffer acts as an intermediary between the graphics processing pipeline and external memory. It stores rendered fragment data locally, allowing processing operations to be performed on-chip without frequent external memory transactions. This mediator approach reduces bandwidth consumption while maintaining processing flexibility.
Solution Approach 2:
The system divides the graphics output into tiles, each with its own tile buffer. This segmentation allows independent processing of different tile regions, enabling selective external memory access only when necessary, thereby reducing overall bandwidth consumption while maintaining processing capability.
2Quantity of substance
If external memory transactions are used for graphics processing, then data storage capacity is improved, but power consumption and heat generation increase
Solution Approach 1:
The tile buffer serves as a local intermediary storage within the graphics processing pipeline, reducing the frequency of external memory transactions. By performing processing operations on-chip using this intermediate storage, power consumption is reduced while still providing sufficient data storage capacity for the processing buffer.
3Loss of energy
If compression techniques are applied to reduce bandwidth, then bandwidth consumption is reduced, but processing complexity increases
Solution Approach 1:
The graphics processing pipeline performs compression operations on tile buffer data using the existing programmable processing stages. The system compresses data for storage in the tile buffer itself, eliminating the need for separate compression hardware or complex external processing, thereby reducing bandwidth consumption without significantly increasing overall system complexity.
Data Source
AI summary
A tile-based graphics processing pipeline comprising a rasteriser 3, a renderer 6, a tile buffer 10 configured to store rendered fragment data locally to the graphics processing pipeline prior to that data being written out to an external memory, a write out stage 13 configured to write data stored in the tile buffer to an external memory, and a programmable processing stage 14. The programmable processing stage 14 is operable under the control of graphics program instructions to read fragment data stored in the tile buffer 10 on a random access basis, perform a processing operation using the read fragment data, and write the result of the processing operation into the tile buffer 10 or to an external memory.