Tiled Silicon Photomultiplier Array with Edge Notches
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current Silicon Photomultiplier (SPM) detectors are limited in size, primarily restricted to areas of several millimeters square, and lack the capability for large area detection comparable to traditional PMT systems, which are typically 1″ (2.5 cm) or larger, hindering their commercial adoption for applications requiring extensive spatial information and imaging.
Innovation Solution
A method involving the tiling of individual SPM elements with notches for electrical connections on a carrier, allowing for the formation of large area arrays with minimal dead space, enabling the creation of high-gain light sensing arrangements with overall active areas exceeding 2 square cm, 5 square cm, or 10 square cm, and facilitating both summed and pixellated outputs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If SPM detectors are manufactured as single large pieces or tiled arrays, then the detection area can be increased to compete with PMT, but the manufacturing complexity and assembly difficulty increase significantly
Solution Approach 1:
The patent divides the large area detector into multiple smaller SPM detector elements (e.g., 4×4 array of 3mm diameter elements to achieve 1.2cm diameter). Each element is manufactured separately using standard fabrication processes, then tiled and electrically connected to form the large area detector, avoiding the need to manufacture a single large piece of silicon
Solution Approach 2:
The patent embeds electrical connections (such as wire bonds or conductive structures) within the tiled array structure itself, nesting the interconnect system inside the detector assembly. This allows electrical connections to be made between the carrier and the back surface of each detector element without requiring external wiring that would increase complexity
2Area of stationary object
If notches are added to SPM elements for electrical connections, then large area tiled arrays can be formed with minimal dead space, but the manufacturing precision requirements increase
Solution Approach 1:
The notches are formed in each SPM detector element during the semiconductor fabrication process, before the elements are tiled and assembled into the final array. This preliminary formation of connection access points allows for precise alignment and reduces the precision requirements during the subsequent tiling and assembly stages
Solution Approach 2:
The notches serve multiple functions: they provide access for electrical connections, define the active area boundaries, and facilitate precise alignment during tiling. This multi-functionality reduces the need for separate features and simplifies the overall manufacturing process
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables the production of large area SPM detectors with high gain, minimal dead space, and flexible output configurations, suitable for applications like PET imaging, where detectors can be tiled to cover extensive areas with minimal interference, enhancing detection efficiency and spatial resolution.
Implementation Method 1
The ability to detect photons, and have accurate information on the magnitude of the flux, its arrival time and duration, is of critical importance to many applications
Data Source
AI summary
A method is provided of forming a light sensing arrangement for use in a light sensor. The method comprises tiling a plurality of individual light sensing elements on a carrier, each element having a notch formed in an edge thereof, the notch being adapted to provide space, when the elements are tiled together, for an electrical connection to be made between the carrier and a surface of the element arranged to faced away from the carrier. Each element may comprise Silicon Photomultiplier (SPM) circuitry.