Time-Interleaving Clock Synchronization Using Phase Difference Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data communication systems face challenges in efficiently synchronizing large-scale systems with multiple time-interleaving sub-systems due to nonlinearities, gain/offset mismatches, and timing errors, leading to increased chip area, production cost, and power consumption.

Innovation Solution

A method and device for synchronization of large-scale systems with multiple time-interleaving sub-systems using a phase detector to determine phase differences between divider output clocks, employing multiplexers, and alignment techniques such as XOR/XNOR gate phase detection, Time-to-Digital Converter (TDC), and statistical correlation to achieve synchronous outputs.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional synchronization methods are used for multi-instance TI systems, then synchronization can be achieved, but chip area, production cost, and power consumption increase

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidchip area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The synchronization system is segmented into hierarchical levels (first-level TI devices containing second-level TI devices), where each level independently manages synchronization for its sub-components. This segmentation allows distributed synchronization control, reducing the need for centralized synchronization circuitry and thereby reducing overall chip area while maintaining synchronization accuracy.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Phase detectors are introduced as intermediary components that measure phase differences between clock signals from different TI devices. These phase detectors enable precise synchronization by providing feedback information without requiring direct complex interconnections between all devices, thus reducing chip area and power consumption while maintaining reliable synchronization.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If conventional synchronization methods are used for multi-instance TI systems, then synchronization can be achieved, but production cost increases

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidproduction cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The hierarchical segmentation of TI devices into multiple levels enables modular manufacturing and assembly. Each level can be manufactured and tested independently, then integrated into the complete system. This modular approach reduces production complexity and cost while maintaining synchronization accuracy through the structured hierarchical control.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system uses programmable phase shifters and adjustable delay elements that can be configured through software or control signals rather than requiring precise hardware customization for each device. This parameter-based configuration approach simplifies manufacturing and reduces production costs while maintaining the ability to achieve precise synchronization.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If conventional synchronization methods are used for multi-instance TI systems, then synchronization can be achieved, but power consumption increases

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by stationary object

Solution Approach 1:

The synchronization system employs periodic phase detection and adjustment cycles rather than continuous operation. Phase detectors periodically measure phase differences, and phase shifters make adjustments at discrete intervals. This periodic operation significantly reduces power consumption compared to continuous synchronization mechanisms while maintaining synchronization accuracy through regular corrections.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

Each TI device and sub-system independently performs its own phase detection and adjustment using local phase detectors and phase shifters. This self-service approach eliminates the need for power-intensive centralized synchronization control, allowing each component to autonomously maintain synchronization with minimal power consumption while achieving reliable overall system synchronization.

Inventive Principle:
Principle #25Self-service

4Device complexity

If simple synchronization approaches are used, then implementation is simpler, but timing errors and phase mismatches increase

Engineering Contradiction:
Improvesynchronization complexityVSAvoidtiming accuracy
Core Design Contradiction:
Device complexityVSManufacturing precision

Solution Approach 1:

The system implements feedback loops where phase detectors continuously monitor phase differences between clock signals and provide this information to phase shifters. The phase shifters adjust their output based on this feedback to eliminate phase mismatches. This closed-loop feedback mechanism maintains high timing accuracy without requiring overly complex open-loop synchronization circuitry.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system replaces complex mechanical or hardware-based synchronization mechanisms with software-controlled phase shifters and digital phase detectors. This substitution allows for precise timing control through programmable parameters while keeping the hardware architecture relatively simple, achieving high manufacturing precision without excessive device complexity.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Data Source

PatentEP4050801B1Method and device for synchronization of large-scale systems with multiple time interleaving sub-systems
Publication Date: 2025.12.31 MARVELL ASIA PTE LTD
  • EP4050801B1 patent drawingFigure 1
  • EP4050801B1 patent drawingFigure 2A~2B
  • EP4050801B1 patent drawingFigure 3

AI summary

A multi-instance time-interleaving (TI) system and method of operation therefor. The system includes a plurality of TI devices, each with a plurality of clock generation units (CGUs) coupled to an interleaver network. Within each TI device, the plurality of CGUs provides a plurality of clock signals needed by the interleaver network. A phase detector device is coupled to the plurality of TI devices and configured to determine any phase differences between the clock signals of a designated reference TI device and the corresponding clock signals of each other TI device. To determine the phase differences, the phase detector can use a logic comparator configuration, a time-to-digital converter (TDC) configuration, or an auto-correlation configuration. The phases of the clock signals of each other TI device can be aligned to the reference TI device using internal phase control, retimers, delay cells, finite state machines, or the like.