Self-Correcting TMR Flip-Flop for Low-Clock Error Recovery

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Flip-flops in integrated circuits are susceptible to erroneous data changes due to transient events, which can lead to malfunction or failure in sensitive systems, particularly in low-power applications where clock frequency is low and errors may not be corrected for a long duration.

Innovation Solution

A triple modular redundancy (TMR) flip-flop design with multiple secondary flip-flops and an error detection circuit that rapidly corrects errors by providing an enable signal to pass an alternate data value to the output terminal, independent of the clock signal, ensuring immediate error resolution.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If triple modular redundancy is used to protect against transient errors, then reliability is improved, but device complexity increases

Engineering Contradiction:
Improveerror resistanceVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The flip-flop is divided into multiple independent secondary flip-flops (typically three) that process the same input data independently. Each secondary flip-flop operates as a separate module, allowing error detection through comparison of their outputs and enabling targeted correction of erroneous units without affecting the entire system.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

An error detection circuit continuously monitors the outputs of secondary flip-flops and provides feedback signals to identify which flip-flop has entered an erroneous state. This feedback mechanism enables real-time error detection and triggers correction actions by selecting alternate data paths or resetting specific faulty flip-flops.

Inventive Principle:
Principle #23Feedback

2Use of energy by moving object

If clock signal is used for error correction in low-power devices, then power consumption is reduced, but error correction speed decreases

Engineering Contradiction:
Improvepower consumptionVSAvoiderror correction speed
Core Design Contradiction:
Use of energy by moving objectVSSpeed

Solution Approach 1:

The error correction mechanism dynamically adapts its operation based on error detection. When no error is detected, the system operates in low-power mode using clocked flip-flops. When an error is detected, the system dynamically switches to an unclocked mode where the erroneous flip-flop immediately accepts corrected data from alternate inputs, bypassing the clock signal requirement and enabling rapid correction without power consumption penalties.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the operational parameters of secondary flip-flops based on error conditions. Under normal conditions, flip-flops operate with clock signaling at low frequency for power savings. Upon error detection, the parameter changes to unclocked operation for the affected flip-flop, allowing immediate data correction regardless of clock frequency, thus resolving the speed-power tradeoff.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12597927B2Flip-flop with self correction
Publication Date: 2026.04.07 STMICROELECTRONICS INT NV
  • US12597927B2 patent drawing
  • US12597927B2 patent drawing
  • US12597927B2 patent drawing

AI summary

A radiation hardened flip-flop includes a plurality of secondary flip-flops. Each secondary flip-flop includes both a data input terminal and an alternate data input terminal. Each secondary flip-flop also includes an enable terminal that selectively enables use of the alternate data input terminal. The radiation hardened flip-flop includes an error detection circuit that detects whether an error is present in one or more of the secondary flip-flops and provides an enable signal to the enable terminals indicating the presence or absence of an error in one or more of the secondary flip-flops.