Trace Array Circuit Power Reduction via Dynamic Bit-Line Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Power consumption in trace arrays within processors is substantial due to continuous data gathering, which is not adequately addressed by existing power-optimized designs for functional units.
Innovation Solution
The implementation of a trace array circuit with dynamic read bit-lines and static write bit-lines, along with selective disabling of write-through operations and pre-charge circuits, to reduce power consumption during data capture, and the use of write bypass logic to simulate write-through behavior.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of information
If the trace array continuously gathers processor state information, then the trace array provides comprehensive program execution data, but the power consumption increases substantially
Solution Approach 1:
The patent applies dynamics by making the bit-line operations adaptive to the current operational phase. During write operations, only write bit-lines are activated while read bit-lines remain inactive. During read operations, only read bit-lines are activated. This dynamic switching of operational modes based on phase requirements reduces unnecessary power consumption while maintaining complete trace data gathering capability
Solution Approach 2:
The patent implements periodic action by separating trace array operations into distinct phases: write phase and read phase. During the write phase, pre-charge circuits are disabled and only write operations occur. During the read phase, read operations occur with appropriate pre-charging. This periodic switching between operational phases ensures complete data collection while minimizing power consumption by activating only the necessary circuits during each phase
2Speed
If pre-charge circuits are continuously active to maintain read bit-line readiness, then the trace array can perform read operations quickly, but power consumption increases
Solution Approach 1:
The patent applies dynamics by conditionally enabling pre-charge circuits only during read operations rather than keeping them continuously active. The control logic detects when a read operation is required and activates the pre-charge circuits at that specific moment, disabling them during write operations and idle periods. This dynamic activation maintains fast read capability when needed while eliminating unnecessary power consumption during other phases
Solution Approach 2:
The patent implements periodic action by activating pre-charge circuits in periodic bursts synchronized with read operation requirements. Instead of continuous operation, the pre-charge circuits are enabled only during the brief periods when read operations occur, creating a periodic pattern of activation that maintains operational readiness while significantly reducing average power consumption
3Reliability
If write-through operations are always enabled, then the trace array maintains accurate real-time state information, but power consumption and operational complexity increase
Solution Approach 1:
The patent applies dynamics by making write-through operations conditional rather than always enabled. The control logic determines whether write-through is appropriate based on the current operational context, enabling it only when necessary for maintaining data accuracy while disabling it during phases where continuous updates would consume unnecessary power or create operational conflicts
4Use of energy by moving object
If dynamic read bit-lines are used instead of static bit-lines, then power consumption during read operations is reduced, but circuit complexity increases
Solution Approach 1:
The patent applies segmentation by dividing the bit-line infrastructure into separate functional components: static write bit-lines for write operations and dynamic read bit-lines for read operations. This segmentation allows each bit-line type to be optimized for its specific function, with read bit-lines being dynamically managed to reduce power consumption while write bit-lines remain simple and static, thereby managing overall circuit complexity
Data Source
AI summary
A trace array having features that provide reduced power consumption/power dissipation in processor circuits. The trace array circuit stores processor states during program execution and provides a resulting trace for subsequent analysis. The trace array includes power management features that, responsive to a control signal, reduce the power consumption of the trace array. A first state of the control signal indicates that the trace array circuit is storing states during the execution of the program and a second state of the control signal is set to enable the trace array for reading the collected states. The trace array may have dynamic read bit-lines and static write bit-lines to further reduce power consumption, and the pre-charge circuits that charge the dynamic read bit-lines may be selectively disabled in response to the first state of the control signal. Write-through may also be selectively disabled and optionally bypassed during state collection.