Trace Synchronization Controller for Buffer Overflow

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In data processing systems, the insertion of synchronization markers into trace data streams can lead to overflow conditions due to varying data generation rates, especially when multiple trace data sources are involved, causing data loss and inefficient buffer utilization.

Innovation Solution

A data processing apparatus with a controller that monitors downstream behavior to initiate synchronization markers based on trace data flow, using local buffers to manage synchronization marker insertion and employing global synchronization requests to synchronize multiple sources simultaneously, thereby reducing the risk of overflow and improving buffer efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If synchronization markers are frequently inserted into the trace data stream, then synchronization accuracy is improved, but the risk of overflow conditions in downstream circuitry increases

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidoverflow risk
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The system dynamically adjusts the synchronization marker insertion rate based on downstream circuitry loading conditions. The controller monitors downstream behavior and adapts the synchronization frequency in real-time, increasing insertion rate when downstream capacity is available and decreasing it when downstream circuitry is heavily loaded, thereby resolving the contradiction between synchronization accuracy and overflow risk

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system implements a feedback mechanism where the controller monitors downstream circuitry behavior and uses this information to control the synchronization marker insertion rate. This closed-loop control ensures that synchronization markers are inserted at optimal frequencies that maintain synchronization accuracy while preventing downstream overflow conditions

Inventive Principle:
Principle #23Feedback

2Productivity

If multiple trace data sources generate trace data simultaneously, then comprehensive monitoring coverage is improved, but the likelihood of data loss conditions increases

Engineering Contradiction:
Improvemonitoring coverageVSAvoiddata loss
Core Design Contradiction:
ProductivityVSLoss of information

Solution Approach 1:

The system merges trace data from multiple sources through a common downstream processing path with coordinated synchronization. By implementing global synchronization control that manages all trace data sources simultaneously, the system maintains comprehensive monitoring coverage while preventing data loss through coordinated buffer management and synchronized marker insertion across all sources

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If synchronization markers are inserted at high frequency, then data capture reliability is improved, but buffer utilization efficiency deteriorates

Engineering Contradiction:
Improvedata capture reliabilityVSAvoidbuffer utilization efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system dynamically adjusts synchronization marker insertion frequency based on actual downstream processing capacity and buffer status. Rather than using a fixed high frequency, the controller adapts the insertion rate to match downstream capabilities, ensuring data capture reliability is maintained while optimizing buffer utilization efficiency by avoiding excessive synchronization marker insertion

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8407529B2Trace synchronization
Publication Date: 2013.03.26 ARM LTD
  • US8407529B2 patent drawing
  • US8407529B2 patent drawing
  • US8407529B2 patent drawing

AI summary

A data processing apparatus having one or more trace data sources. At least one of said trace data sources includes a trace data generator responsive to activity in monitored circuitry to generate trace data representing said activity. A synchronization marker generator is coupled to the trace data generator and operates to generate a synchronization marker and insert the synchronization marker into the trace data stream. A controller is coupled to the synchronization marker generator to generate and insert a synchronization marker into the trace data stream. The controller controls initiation in dependence on behavior of the data processing apparatus downstream of the trace data generator. In this way, the downstream behavior of the data processing apparatus can be made to influence the rate and timing of insertion of synchronization markers into a trace data stream.