Trace Synchronization Marker Insertion for Buffer Overflow Prevention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In data processing apparatuses, the insertion of synchronization markers into trace data streams can lead to overflow conditions due to varying data generation rates and multiple trace data sources, causing inefficiencies and potential data loss, especially in systems with multiple processors and trace sources.

Innovation Solution

A data processing apparatus with a synchronization marker generator and controller that inserts synchronization markers based on downstream behavior, such as trace data flow and buffer utilization, to manage the rate and timing of synchronization, thereby reducing the risk of overflow and optimizing buffer usage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If synchronization markers are inserted frequently into the trace data stream, then trace data synchronization capability is improved, but the volume of trace data increases causing overflow conditions in downstream circuitry

Engineering Contradiction:
Improvetrace data synchronizationVSAvoidtrace data volume
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The synchronization marker insertion is made dynamic by controlling the marker generator based on downstream circuitry behavior. The controller monitors downstream capacity and adjusts the insertion rate accordingly, switching between inserting markers and suppressing insertions based on real-time conditions, thus resolving the contradiction between maintaining synchronization reliability and preventing data volume overflow.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

A feedback mechanism is implemented where the controller monitors the behavior and capacity of downstream circuitry. Based on this feedback about downstream trace data acceptance capability, the controller dynamically controls the synchronization marker generator to adjust insertion timing and frequency, preventing overflow while maintaining necessary synchronization.

Inventive Principle:
Principle #23Feedback

2Adaptability or versatility

If multiple trace data sources generate trace data simultaneously, then trace monitoring coverage is improved, but the amount of trace data generated increases causing overflow conditions

Engineering Contradiction:
Improvetrace monitoring coverageVSAvoidtrace data amount
Core Design Contradiction:
Adaptability or versatilityVSQuantity of substance

Solution Approach 1:

Multiple trace data sources are merged into a single trace data stream that is collectively managed by a downstream controller. The controller monitors the combined stream's downstream behavior and controls synchronization marker insertion from all sources based on this unified monitoring, allowing comprehensive multi-source coverage while preventing overflow through centralized flow management.

Inventive Principle:
Principle #5Merging (Combining)

3Adaptability or versatility

If the rate of trace data generation varies considerably over time, then trace monitoring adaptability is improved, but synchronization becomes difficult requiring more frequent synchronization markers

Engineering Contradiction:
Improvetrace monitoring adaptabilityVSAvoidsynchronization marker frequency
Core Design Contradiction:
Adaptability or versatilityVSQuantity of substance

Solution Approach 1:

The synchronization marker insertion rate is made dynamic to adapt to varying trace data generation rates. The controller monitors downstream behavior in real-time and adjusts marker insertion frequency accordingly, inserting markers more frequently when data generation is high and less frequently when data generation is low, thus maintaining synchronization without excessive marker overhead.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8055950B2Method and apparatus for improved timing for trace synchronization
Publication Date: 2011.11.08 ARM LTD
  • US8055950B2 patent drawing
  • US8055950B2 patent drawing
  • US8055950B2 patent drawing

AI summary

A data processing apparatus having one or more trace data sources is provided in which the trace data sources operate to generate respective streams of trace data. At least one of said trace data sources comprises a trace data generator responsive to activity in monitored circuitry to generate trace data representing said activity. A synchronization marker generator is coupled to the trace data generator and operates to generate a synchronization marker and insert the synchronization marker into the trace data stream. The synchronization marker identifies a synchronization position in the trace data stream. A controller is coupled to the synchronization marker generator, and operates to initiate the synchronization marker generator to generate and insert a synchronization marker into the trace data stream. The controller controls initiation in dependence on behaviour of the data processing apparatus downstream of the trace data generator with respect to trace data flow. In this way, the downstream behaviour of the data processing apparatus can be made to influence the rate and timing of insertion of synchronization markers into a trace data stream, thereby reducing the likelihood of the volume of trace data resulting in an overflow condition in the downstream circuitry.