Tracking Circuit for Memory Cell Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory macro designs face challenges in achieving efficient read and write operations due to the mismatch between logic devices and memory cells across different manufacturing processes, voltage, and temperature conditions, leading to longer operational cycle times and increased chip area.
Innovation Solution
A tracking circuit is designed with components similar to the memory circuit, which generates signals for memory cells, improving operational cycle times by averaging current loads from multiple memory cells and using a statistical model to determine optimal signal values for the weakest and fastest cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If delay circuitry built on logic devices is used to generate signals for memory cells, then signal timing can be adjusted, but operational cycle time increases due to additional delay margins required for PVT corners
Solution Approach 1:
The patent creates a tracking circuit that is a copy of the memory cell circuit itself, using identical transistors and structures. This copy accurately replicates the electrical characteristics and timing behavior of actual memory cells, eliminating the need for logic device-based delay circuitry that requires conservative timing margins. The tracking circuit generates tracking signals that precisely match the timing requirements of weakest memory cells without adding extra delay overhead.
Solution Approach 2:
The patent changes the approach from using logic devices with fixed delay characteristics to using a tracking circuit with dynamically adjustable timing parameters. The tracking circuit uses transistors with configurable width-to-length ratios to precisely control signal timing, allowing optimization for worst-case scenarios without the excessive margins required by logic device approaches. This parameter optimization reduces operational cycle time while maintaining reliability.
2Reliability
If delay margins are added to cover worst PVT conditions, then reliability is improved, but chip area increases due to additional logic circuitry
Solution Approach 1:
Instead of adding separate logic device-based delay circuitry to cover PVT corners, the patent uses a tracking circuit that copies the actual memory cell structure. This tracking circuit occupies minimal area while providing accurate timing for worst-case conditions through its structural similarity to memory cells, eliminating the need for large logic device arrays used for timing adjustment.
Solution Approach 2:
The tracking circuit serves multiple functions: it tracks the timing requirements of weakest memory cells, generates appropriate delay signals, and adapts to PVT variations all within a single compact structure. This multi-functionality replaces what would otherwise require separate delay circuitry, timing adjustment logic, and PVT compensation circuits, significantly reducing total chip area.
3Ease of manufacture
If logic devices are used for delay circuitry, then signal generation is possible, but correlation with memory cells deteriorates across different PVT conditions
Solution Approach 1:
The tracking circuit is constructed as a copy of the memory cell circuit using the same transistor types, connections, and electrical characteristics. This structural copying ensures that the tracking circuit responds identically to PVT variations as actual memory cells, maintaining perfect correlation across all process, voltage, and temperature conditions. Logic devices cannot provide this correlation because their electrical characteristics differ fundamentally from memory cell transistors.
Data Source
AI summary
In a method, a current value of a memory cell of a tracked circuit is determined. The memory cell is coupled with a data line. A tracking current value of a tracking memory cell of a tracking circuit is determined. The tracking memory cell is coupled with a tracking data line. A current value of a transistor of the tracking circuit is determined, based on a current value of a transistor of the tracked circuit, the current value of the memory cell, and the tracking current value of the tracking memory cell. A signal of the tracked circuit is generated based on a signal of the tracking circuit.