Traffic Control Element Buffering for Serial Stream Conversion

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing communication network systems require large routers with significant processing capability to convert discrete traffic packets into serial streams, leading to space occupancy issues and increased computational load due to error correction and encryption, which can cause traffic congestion.

Innovation Solution

A communication network traffic control element with a processor and buffer that receives discrete traffic packets, converts them into a serial stream, and controls the traffic flow rate independently, using a field programmable gate array (FPGA) and temporary memory store to manage traffic flow and apply selective processing schemes, preventing overload and optimizing transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If a large router with significant processing capability is used to convert discrete traffic packets into serial streams, then the traffic conversion function is improved, but the space occupancy and device complexity increase

Engineering Contradiction:
Improvetraffic conversion capabilityVSAvoidrouter size and processing capability
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent divides the traffic control function into separate components: a receiver for accepting packets, a processor for conversion, and a buffer for flow control. This segmentation allows each component to be optimized independently, reducing overall system complexity while maintaining conversion capability

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The buffer acts as an intermediary between the receiver and processor, decoupling their operations. This allows the processor to work at its own pace while the receiver accepts packets continuously, eliminating the need for a large router with significant processing capability

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If error correction and encryption processing is applied to traffic, then communication reliability is improved, but the computational load and processing time increase

Engineering Contradiction:
Improveerror correction and encryptionVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The buffer temporarily stores traffic packets before they are processed by the processor. This preliminary storage allows error correction and encryption to be applied in a controlled manner without causing congestion or increasing processing time, as packets are ready for immediate processing when the processor is available

Inventive Principle:
Principle #10Preliminary action

3Reliability

If the flow of traffic is limited to a router to avoid congestion, then traffic delivery reliability is improved, but the processing bottleneck increases

Engineering Contradiction:
Improvetraffic deliveryVSAvoidprocessing throughput
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The buffer serves as an intermediary that absorbs traffic flow variations. It receives packets from the receiver at variable rates and supplies them to the processor at a steady rate, preventing congestion upstream while maintaining high processing throughput without creating a bottleneck

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS9319319B2Communication network traffic control element
Publication Date: 2016.04.19 BAE SYSTEMS PLC
  • US9319319B2 patent drawing
  • US9319319B2 patent drawing
  • US9319319B2 patent drawing

AI summary

A communication network traffic control element is disclosed which is arranged to receive traffic, such as voice and data, as a plurality of discrete traffic packets at an input and communicate the traffic as a serial traffic stream to an output. The traffic control element can include a receiver which is arranged to receive the traffic packets, and a processor which is arranged to communicate the serial traffic stream to the output. The processor can include a buffer to vary a traffic output rate from the processor independently of an input rate of traffic flow to the receiver.