Transceiver Clock Generation Without Crystal Oscillator

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Ethernet systems face challenges in establishing connections and maintaining data integrity due to frequency mismatches between host and link partner devices, which are often resolved using costly crystal oscillator devices to provide an accurate external reference clock.

Innovation Solution

A transceiver design that includes a clock generation unit with a clock generator, multiplexer, and frequency difference detector, allowing the phase-locked loop to generate a clock that meets Ethernet system requirements without relying on crystal oscillators, by adjusting the second clock based on differences detected between calibration and receiver clocks.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If crystal oscillator devices are used to generate accurate external reference clock, then frequency accuracy is improved, but cost and device area increase

Engineering Contradiction:
Improvefrequency accuracyVSAvoiddevice area
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent extracts the frequency reference function from external crystal oscillator devices and implements it within the transceiver itself using a phase-locked loop that locks to the received signal, eliminating the need for separate crystal oscillator components

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The phase-locked loop serves multiple functions: it recovers the clock signal from the received data stream and generates the internal timing references needed for both transmission and reception, making the system self-sufficient without external crystal oscillators

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Measurement precision

If crystal oscillator devices are used to generate accurate external reference clock, then frequency accuracy is improved, but cost increases

Engineering Contradiction:
Improvefrequency accuracyVSAvoidcost
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

The patent removes the dependency on expensive external crystal oscillator devices by implementing an internal phase-locked loop that derives timing references from the received signal, thereby reducing component costs

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The transceiver serves itself by using the received signal to generate its own clock references through the phase-locked loop, eliminating the need for external frequency reference components and reducing overall system cost

Inventive Principle:
Principle #25Self-service

3Device complexity

If phase-locked loop generates clock without external reference, then device area is reduced, but frequency accuracy may deteriorate

Engineering Contradiction:
Improvedevice areaVSAvoidfrequency accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The phase-locked loop uses feedback control to continuously adjust and lock onto the frequency of the received signal, ensuring that the generated clock maintains accurate frequency relationship with the Ethernet standard even without external crystal references

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system dynamically adjusts the phase-locked loop parameters during operation to maintain frequency accuracy, adapting to different operating conditions and signal characteristics without requiring fixed external reference components

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8724680B2Transceiver without using a crystal oscillator
Publication Date: 2014.05.13 REALTEK SEMICON CORP
  • US8724680B2 patent drawing
  • US8724680B2 patent drawing
  • US8724680B2 patent drawing

AI summary

A transceiver includes a transceiver and a clock generation unit. The clock generation unit includes a clock generator, a multiplexer, and a frequency difference detector. The transceiver exchanges data with a link partner according to a first clock generated by a phase-locked loop. The clock generator is used for generating and outputting a second clock. The multiplexer is used for receiving a calibration clock or a receiver clock of the link partner, and outputting the calibration clock or the receiver clock of the link partner. The frequency difference detector is used for generating a difference signal according to a difference between the calibration clock and the second clock, or a difference between the receiver clock of the link partner and the second clock. The clock generator adjusts the shift of the second clock according to the difference signal. The phase-locked loop generates the first clock according to the second clock.