Transceiver Equalizer Parameter Retention for Fast Power-Save Resume

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Communication devices, such as Ethernet devices, face challenges in achieving high transmission performance while maintaining high energy utilization efficiency due to increased power consumption and heat generation, especially when transitioning between data transmission and power saving modes.

Innovation Solution

A transceiver architecture that includes an analog-to-digital converter, an equalizer module, and a control unit, which preserves signal equalizing parameters before entering power saving mode and loads them upon receiving a predetermined control signal to quickly resume operation, reducing power consumption and latency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If the transceiver enters power saving mode to reduce power consumption, then energy utilization efficiency is improved, but the preparation time for data receiving operation increases and transmission performance deteriorates

Engineering Contradiction:
Improvepower consumptionVSAvoiddata transmission performance
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The patent applies preliminary action by preserving the equalized signal parameters in memory before the transceiver enters power saving mode. When the transceiver needs to resume data reception, these pre-preserved parameters are immediately loaded, eliminating the need for re-calibration and significantly reducing the preparation time required to restore full transmission functionality.

Inventive Principle:
Principle #10Preliminary action

2Speed

If the transceiver quickly resumes operation after power saving mode to maintain transmission performance, then data reception readiness is improved, but the complexity of designing the transceiver increases

Engineering Contradiction:
Improveoperation resume speedVSAvoidtransceiver design complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent implements preliminary action by having the control unit preserve equalized signal parameters in memory before entering power saving mode. This pre-preparation of operational parameters eliminates the need for complex real-time re-calibration circuits, thereby achieving fast resume speed without proportionally increasing device complexity.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent applies parameter changes by storing the equalized signal parameters (such as equalization coefficients) in memory and loading them when resuming operation. This approach changes the state of the system from requiring full re-computation to simply retrieving pre-computed parameters, significantly reducing the complexity of the resume mechanism while maintaining fast operation.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS8787436B2Method and apparatus for reducing power consumption of communication device
Publication Date: 2014.07.22 REALTEK SEMICON CORP
  • US8787436B2 patent drawing
  • US8787436B2 patent drawing
  • US8787436B2 patent drawing

AI summary

A communication device is disclosed including: an analog-to-digital converter (ADC) for converting an analog input signal into a digital input signal; an equalizer module coupled with the ADC for processing the digital input signal to generate an equalized signal; a data slicer coupled with the equalizer module for generating an output signal based on the equalized signal; and a control unit coupled with the equalizer module and the data slicer; wherein the control unit or the equalizer module preserves at least one signal equalizing parameter of the equalizer module before the equalizer module enters power saving mode, and the equalizer module loads the at least one signal equalizing parameter to operate when the communication device receives a predetermined control signal.