Transceiver Calibration for Dynamic Impedance and DCD Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing transceiver systems face challenges in achieving tight tolerance requirements, reducing electrical over-stress (EOS) violations, maintaining optimal signal integrity (SI) across corners, and minimizing calibration costs, particularly in configurations that require strict impedance matching and high precision reference resistors.
Innovation Solution
A dynamic transceiver architecture that dynamically adjusts Tx output impedance to maintain a constant R-C product, integrates programmable Vref for signal regulation, and includes integrated DC calibrators to ensure symmetrical rise and fall times, thereby optimizing signal amplitude, slope, and duty cycle to prevent EOS conditions and improve power, performance, and area (PPA).
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If strict impedance matching is used to maintain signal integrity, then signal integrity is improved, but device complexity and manufacturing cost increase due to requiring high precision reference resistors
Solution Approach 1:
The patent implements dynamic impedance adjustment by making the transmitter output impedance programmable and adjustable. Instead of using fixed strict impedance matching circuits, the system dynamically configures the impedance based on calibration results and operating conditions, thereby maintaining signal integrity while reducing circuit complexity and eliminating the need for high precision reference resistors
Solution Approach 2:
The patent changes the impedance parameter from a fixed strict value to a programmable adjustable value. By allowing the transmitter output impedance to be configured across a range of values and adjusted during calibration, the system achieves optimal signal integrity for different operating conditions without requiring complex fixed impedance matching circuits
2Reliability
If dynamic Tx output impedance adjustment is implemented to maintain constant R-C product, then signal integrity across corners is improved, but device complexity increases due to additional calibration circuits
Solution Approach 1:
The patent performs impedance calibration during the manufacturing test phase to determine optimal impedance settings for different process corners and operating conditions. These calibration results are stored in lookup tables or configuration memory, allowing the system to quickly switch to pre-determined optimal settings during operation without requiring complex real-time calibration circuits
Solution Approach 2:
The system uses internally available resources such as existing test equipment and standard resistors during manufacturing calibration, eliminating the need for external high precision reference components. The calibration process leverages the device's own capabilities to characterize and configure its impedance behavior across different corners
3Loss of time
If integrated DC calibrators are added to ensure symmetrical rise and fall times, then timing margin is improved, but manufacturing cost increases
Solution Approach 1:
The patent combines the DC calibration functionality with existing transceiver blocks and shared resources. The DC calibrators are integrated into the existing transmitter and receiver structures, utilizing common circuitry and control mechanisms rather than adding completely separate calibration systems, thereby reducing manufacturing cost while achieving symmetrical rise and fall times
Solution Approach 2:
The calibration circuits are designed to serve multiple functions: they perform both impedance calibration and DC balance calibration, and can operate across different process corners and operating conditions. This multi-functionality reduces the need for separate dedicated circuits for each calibration task, thereby lowering manufacturing cost
Data Source
AI summary
A receiver circuit is coupled to the transmitter circuit via one or more communication channels. The receiver circuit includes a first receive (Rx) driver circuit to generate a first received signal based on a first output signal. The receiver circuit includes a first calibration circuit to generate a first calibration signal based on an amplitude of the first output signal, and a second calibration circuit to generate a second calibration signal based on duty cycle distortion (DCD) associated with the first received signal. A multiplexer circuit coupled to the first calibration circuit and the second calibration circuit generates receiver calibration signals based on the first and second calibration signals. A finite state machine (FSM) circuit generates one or more activation signals based on the receiver calibration signals to configure the first Rx driver circuit.