Transistor Array Threshold Voltage Uniformity via Surface Recombination Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing integrated circuit technologies fail to address significant variations in threshold voltage in transistor arrays beyond stress-induced changes, with swings of over 20 mV remaining unexplained and unsolved.
Innovation Solution
The method involves identifying recombination surfaces in transistors and treating them to affect the recombination of interstitial atoms, using suppression and enhancement techniques at the STI and gate interfaces, respectively, to balance recombination rates and minimize threshold voltage variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional transistor array fabrication is used, then manufacturing process remains simple, but threshold voltage variations exceed 20 mV due to uncontrolled interstitial recombination
Solution Approach 1:
The patent applies different treatments to different surfaces: the first surface (gate oxide interface) receives treatment to enhance interstitial recombination, while the second surface (STI interface) receives treatment to suppress interstitial recombination. This local differentiation of surface properties resolves the threshold voltage uniformity problem by controlling interstitial behavior at each interface separately.
Solution Approach 2:
The patent performs preliminary treatment of the semiconductor substrate surfaces before final transistor fabrication. By pre-treating the first surface to enhance recombination and the second surface to suppress recombination, the patent establishes controlled interstitial recombination conditions beforehand, preventing threshold voltage variations before they occur during device operation.
2Manufacturing precision
If stress-induced variations are addressed only, then partial improvement occurs, but remaining 20+ mV variations are unexplained and unsolved
Solution Approach 1:
The patent introduces the concept of interstitial recombination as an intermediary mechanism that explains and controls threshold voltage variations. By treating the surfaces to control interstitial recombination rates, the patent provides a measurable and controllable mechanism that bridges the gap between fabrication processes and threshold voltage outcomes, solving both the control problem and the measurement/detection difficulty.
3Manufacturing precision
If uniform treatment is applied to all transistor surfaces, then fabrication process remains simple, but threshold voltage variations cannot be suppressed
Solution Approach 1:
The patent implements local quality control by applying distinct treatments to different surfaces: enhancing interstitial recombination at the gate oxide interface and suppressing it at the STI interface. This localized approach achieves superior threshold voltage uniformity while maintaining compatibility with standard fabrication processes.
Solution Approach 2:
The patent changes the recombination rate parameter at different surfaces through chemical or physical treatment. By modifying the surface properties to create different recombination rates at the first and second surfaces, the patent achieves precise control over interstitial behavior and resulting threshold voltage uniformity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces threshold voltage variations from 22 mV to a single mV across transistors, achieving consistent performance by optimizing interstitial recombination rates at different interfaces within the transistor array.
Implementation Method 1
treating them to affect the recombination of interstitial atoms adjacent such surfaces, thus minimizing variations in threshold voltage
Implementation Method 2
semiconductor materials such as silicon and germanium exhibit the piezoelectric effect (mechanical stress-induced changes in electrical resistance)
Implementation Method 3
stress variations in a transistor array can produce variations in carrier mobility
Data Source
AI summary
A method for smoothing variations in threshold voltage in an integrated circuit layout. The method begins by identifying recombination surfaces associated with transistors in the layout. Such recombination surfaces are treated to affect the recombination of interstitial atoms adjacent such surfaces, thus minimizing variations in threshold voltage of transistors within the layout.