Transistor Gate Drive Circuit With Current-Multiplied Slew Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing driver circuitry faces challenges in efficiently regulating transistor switching at high powers and speeds, leading to increased stress on motors and larger system-on-chip (SoC) sizes due to the need for large capacitors to manage high voltage switching.

Innovation Solution

The proposed solution involves using current multiplication circuitry coupled with a small capacitor to mimic a larger capacitance between the gate and drain of the transistor, thereby regulating the slew rate and reducing stress on the motor without increasing SoC size.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If large capacitors are used to manage high voltage switching, then the slew rate regulation is improved, but the system-on-chip size increases

Engineering Contradiction:
Improveslew rate regulationVSAvoidsystem-on-chip size
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent introduces current multiplication circuitry as an intermediary component between the capacitor and the transistor gate. This circuitry amplifies the current charging/discharging the capacitor, effectively multiplying its impact. The circuit uses operational amplifiers and transistors configured in a current mirror arrangement to achieve current multiplication, allowing a small physical capacitor to produce the same slew rate control effect as a much larger capacitor would provide directly.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent changes the electrical parameters of the system by actively controlling the capacitance value through switching arrays. The capacitor array includes multiple capacitors that can be selectively connected or disconnected to dynamically adjust the total capacitance. This allows the system to adapt the slew rate regulation to different operating conditions without requiring a single large fixed capacitor, thereby reducing the maximum capacitance needed and shrinking the SoC size.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If transistor switching speed is increased, then power delivery is improved, but stress on the motor increases

Engineering Contradiction:
Improvepower deliveryVSAvoidmotor stress
Core Design Contradiction:
ProductivityVSObject-affected harmful factors

Solution Approach 1:

The patent implements dynamic control of the transistor switching characteristics through the slew rate regulation circuitry. The circuit continuously monitors and adjusts the gate voltage transition rate based on the motor's back-EMF and current conditions. By dynamically adapting the switching speed rather than using fixed fast switching, the system maintains high power delivery when needed while reducing motor stress during conditions that are sensitive to rapid transitions.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent employs feedback mechanisms where the driver circuitry monitors motor current and voltage conditions, then uses this information to regulate the transistor switching. The current multiplication circuitry and capacitor array are controlled based on feedback signals that indicate the motor's state, allowing the system to reduce switching aggressiveness when the motor is already under stress or when conditions warrant gentler transitions, thereby preventing excessive motor stress while maintaining effective power delivery.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS20250138567A1Methods and apparatus to regulate transistor switching
Publication Date: 2025.05.01 TEXAS INSTRUMENTS INC
  • US20250138567A1 patent drawing
  • US20250138567A1 patent drawing
  • US20250138567A1 patent drawing

AI summary

An example apparatus includes: driver circuitry having a terminal; a capacitor having a terminal; diode circuitry having a first terminal and a second terminal; a transistor having a first terminal, a second terminal, and a control terminal, the first terminal of the transistor coupled to the first terminal of the diode circuitry, the control terminal of the transistor coupled to the terminal of the capacitor and the second terminal of the diode circuitry; and current mirror circuitry having a first terminal and second terminal, the first terminal of the current mirror circuitry coupled to the terminal of the driver circuitry, the second terminal of the current mirror circuitry coupled to the second terminal of the transistor.