Transistor Profile Accuracy via Extended Dummy Regions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Fabrication-induced non-idealities in semiconductor processes, such as rounding of active regions, reduce the effective size of transistors, leading to decreased driving strength and increased response times due to optical limitations and lack of support from surrounding structures.

Innovation Solution

Forming an extended dummy region at the edge of a device and an active region at the non-edge, which mitigates the impact of these non-idealities by creating a desired region profile, allowing for the formation of a dummy device that enhances transistor performance by consuming non-desired portions and providing additional voltage support.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If standard lithography and fabrication techniques are used to form transistors, then manufacturing process simplicity is maintained, but fabrication-induced non-idealities such as rounding of active regions occur, reducing effective transistor size and performance

Engineering Contradiction:
Improvetransistor profile accuracyVSAvoidfabrication process complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by forming extended dummy regions adjacent to active regions before final transistor formation. These dummy regions are created in advance to compensate for anticipated rounding effects during subsequent fabrication steps, ensuring that the effective active region maintains the desired rectangular profile and size despite process-induced non-idealities.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent employs parameter changes by modifying the geometric parameters of the transistor structure - specifically extending the active region into dummy regions at the edges. This changes the effective width and area parameters of the transistor, compensating for the rounding that reduces these parameters during fabrication, thereby maintaining the intended transistor performance characteristics.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If extended dummy regions are formed at edges of active regions to maintain desired profiles, then transistor performance is improved, but device area increases

Engineering Contradiction:
Improvetransistor performanceVSAvoiddevice area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent applies local quality by forming extended dummy regions only at specific locations - namely at the edges of active regions where rounding effects are most pronounced. The extension is not applied uniformly across the entire device but is localized to where it is most needed to maintain profile accuracy, thus improving transistor performance while minimizing the additional area consumed.

Inventive Principle:
Principle #3Local quality

3Manufacturing precision

If extended dummy regions are formed to compensate for rounding effects, then effective active region size is maintained, but fabrication process complexity increases

Engineering Contradiction:
Improveeffective active region sizeVSAvoidfabrication process simplicity
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

The patent applies merging by combining the formation of extended dummy regions with the existing active region formation process. Rather than adding a separate, complex fabrication step, the dummy regions are integrated into the standard lithography and deposition sequences already used for creating active regions, thereby maintaining manufacturing precision while minimizing increases in fabrication process complexity.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS9142630B2Device performance enhancement
Publication Date: 2015.09.22 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US9142630B2 patent drawing
  • US9142630B2 patent drawing
  • US9142630B2 patent drawing

AI summary

Among other things, one or more techniques for enhancing device (e.g., transistor) performance are provided herein. In one embodiment, device performance is enhanced by forming an extended dummy region at an edge of a region of a device and forming an active region at a non-edge of the region. Limitations associated with semiconductor fabrication processing present in the extended dummy region more so than in non-edge regions. Accordingly, a device exhibiting enhanced performance is formed by connecting a gate to the active region, where the active region has a desired profile because it is comprised within a non-edge of the region. A dummy device (e.g., that may be less responsive) may be formed to include the extended dummy region, where the extended dummy region has a less than desired profile due to limitations associated with semiconductor fabrication processing, for example.