Translation-exempt memory for low-latency mode transitions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing memory systems face latency issues when retrieving operating information from non-volatile memory during system suspension and resumption, due to the need for address translation initialization.

Innovation Solution

The system uses a translation-exempt portion of non-volatile memory to store operating information, allowing retrieval without address translation initialization, thus reducing latency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Duration of action of stationary object

If operating information is stored in non-volatile memory accessible via address translation, then data persistence is improved, but retrieval latency increases due to initialization requirements

Engineering Contradiction:
Improvedata persistenceVSAvoidretrieval latency
Core Design Contradiction:
Duration of action of stationary objectVSLoss of time

Solution Approach 1:

The non-volatile memory is segmented into two distinct portions: a first portion accessible via address translation for general data storage, and a second portion (translation-exempt memory) accessible without address translation for critical operating information. This segmentation allows the system to maintain data persistence in non-volatile memory while enabling fast retrieval of essential information during mode transitions by bypassing the address translation initialization process.

Inventive Principle:
Principle #1Segmentation

2Measurement precision

If address translation is initialized for memory access, then memory access accuracy is improved, but system startup time increases

Engineering Contradiction:
Improvememory access accuracyVSAvoidsystem startup time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The system performs preliminary actions by storing critical operating information in the translation-exempt second portion of non-volatile memory before mode transitions occur. This allows the information to be readily accessible during startup without requiring address translation initialization, thereby reducing system startup time while maintaining memory access accuracy for operations that do require translation.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If full initialization sequence is performed during mode transition, then system reliability is improved, but transition time increases

Engineering Contradiction:
Improvesystem reliabilityVSAvoidtransition time
Core Design Contradiction:
ReliabilityVSDuration of action of moving object

Solution Approach 1:

The invention extracts the critical operating information access path from the full initialization sequence by providing a dedicated translation-exempt memory portion. During mode transitions, the system retrieves operating information directly from this second portion without executing the complete initialization sequence, thereby reducing transition time while maintaining system reliability through selective initialization of only necessary components.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS20250190114A1Mode transition using translation-exempt memory
Publication Date: 2025.06.12 MICRON TECHNOLOGY INC
  • US20250190114A1 patent drawing
  • US20250190114A1 patent drawing
  • US20250190114A1 patent drawing

AI summary

Methods, systems, and devices for use of translation-exempt memory for mode transition are described. A memory system with a non-volatile memory may receive operating information associated with a set of operations of a system that includes the memory system. Before entrance into a system suspension state, the memory system may write the operating information to a portion of the non-volatile memory that is accessible by the memory system without using address translation. After exiting the system suspension state, the memory system may transmit the operating information from the non-volatile memory to a host system.