Transmission-Gate Driving Circuit for Stable High-Frequency Gate Signals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing display apparatuses face challenges in stably outputting gate signals due to variations in voltage levels and signal transitions, particularly in high-frequency operations, leading to instability and inefficiencies.
Innovation Solution
A driving circuit design incorporating a plurality of stages with transistors of alternating conductivity types and capacitors, where each stage includes a control circuit to manage node voltages and output signals, ensuring stable high-level and low-level transitions through phase-shifted clock signals and transistor configurations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional transistor configurations are used in high-frequency operations, then the circuit can operate at higher frequencies, but voltage level variations and signal transitions become unstable
Solution Approach 1:
The pull-down transistor is divided into two sub-transistors connected in parallel with different conductivity types. This segmentation allows each sub-transistor to handle different voltage levels and signal conditions, improving overall signal stability during high-frequency operations while maintaining the required operating speed
Solution Approach 2:
The invention changes the electrical parameters of the pull-down path by using transistors with different conductivity types (N-channel and P-channel) in parallel. This parameter diversification enables the circuit to maintain stable voltage levels across varying frequency conditions by optimizing the conduction characteristics for different operating states
2Device complexity
If simple transistor configurations are used, then the device complexity is reduced, but the ability to maintain consistent voltage levels deteriorates
Solution Approach 1:
By segmenting the pull-down transistor into two parallel sub-transistors with different conductivity types, the invention achieves better voltage level consistency without excessive complexity increase. Each sub-transistor complements the other's performance characteristics
Solution Approach 2:
The invention merges N-channel and P-channel transistors in parallel configuration to create a composite pull-down structure that leverages the advantages of both transistor types, achieving improved voltage stability while keeping the overall device complexity manageable
Data Source
AI summary
A driving circuit may include a plurality of stages, where a pull-down transistor of each of the plurality of stages is implemented as a transmission gate. The transmission gate may include a P-channel first sub-transistor and an N-channel second sub-transistor connected in parallel with each other, and a gate of the N-channel second sub-transistor and a gate of a pull-up transistor may be connected to a same node.