Transparent Wiring Parasitic Capacitance Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge in display electronic products, such as mobile phones, is to increase the screen-to-body ratio while accommodating functional components like front cameras, which restrict the expansion of the display region.
Innovation Solution
The implementation of an under-screen camera solution, where the camera and display substrate are combined, allowing for a display device with a region that can emit light and display like other regions while also having camera functionality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If functional components like front camera are placed on the display surface, then camera functionality is achieved, but the screen-to-body ratio is reduced
Solution Approach 1:
The patent moves the camera from the traditional planar surface (2D) to the space beneath the display substrate (3D depth dimension). This dimensional transition allows the camera to coexist with the display area without occupying screen real estate, thereby maintaining a high screen-to-body ratio while preserving camera functionality.
Solution Approach 2:
The camera module is nested within the display device structure, specifically positioned in the space between the display substrate and the front surface. This nesting approach allows the camera to be housed within the device's internal volume rather than protruding from or occupying the display surface.
2Illumination intensity
If transparent wiring lines are used to connect pixel circuits to light-emitting elements, then light transmission is improved, but parasitic capacitance increases
Solution Approach 1:
Capacitance compensation structures are introduced as intermediary elements between the pixel circuits and light-emitting elements. These structures act as mediators that counterbalance the parasitic capacitance effect of the transparent wiring lines, thereby maintaining signal integrity while preserving the optical transparency required for under-screen camera functionality.
Solution Approach 2:
The patent acknowledges the parasitic capacitance inherent in transparent wiring lines but converts this harmful effect into a manageable parameter through compensation structures. By deliberately adding compensation capacitance, the design transforms the unavoidable parasitic effect into a controlled variable that can be balanced and optimized.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables a full-screen design in electronic devices by integrating camera functionality beneath the display, enhancing the screen-to-body ratio without compromising display performance.
Implementation Method 1
the at least one first capacitance compensation structure is coupled to at least one transparent wiring line of the plurality of transparent wiring lines, and is configured to compensate for a parasitic capacitance caused by the at least one transparent wiring line coupled to the at least one first capacitance compensation structure
Data Source
AI summary
A display substrate and a display device are provided. The display substrate includes a first display region and a first region at least partially surrounding the first display region; the first display region includes first light-emitting elements, the first region includes first pixel circuits and at least one first capacitance compensation structure, and the display substrate includes transparent wiring lines extending from the first region to the first display region; the first pixel circuit is electrically connected to the first light-emitting element through the transparent wiring line, and is configured to control a driving current flowing through the first pixel circuit, the transparent wiring line, and the first light-emitting element; and the first capacitance compensation structure is coupled to the transparent wiring line, and is configured to compensate for a parasitic capacitance caused by the transparent wiring line coupled to the first capacitance compensation structure.