Trench JFET Mesa Doping Layout for Stable Pinch-Off Voltage

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing junction field effect transistors face challenges in optimizing area-specific on-state resistance and reliability, particularly in terms of pinch off voltage variability, as device geometries shrink.

Innovation Solution

A trench junction field effect transistor (JFET) design featuring a mesa region confined by trenches, with a mesa channel region of varying dopant concentrations along the lateral direction, including a central sub-region with higher dopant concentration to stabilize channel charge and reduce pinch off voltage variability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If device geometries are shrunk to reduce costs and increase device functionalities per unit area, then area-specific on-state resistance increases and pinch off voltage variability worsens

Engineering Contradiction:
Improvedevice footprint areaVSAvoidpinch off voltage variability
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The patent applies local quality by creating a non-uniform dopant concentration distribution within the channel region. Specifically, the channel has a first dopant concentration in a first region and a second, different dopant concentration in a second region, allowing different portions of the channel to have optimized properties for their specific functions while maintaining overall device compactness

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent changes the dopant concentration parameter along the channel length to stabilize pinch-off voltage. By varying the dopant concentration from a first value in a first region to a second value in a second region, the invention compensates for the increased variability that typically occurs when device geometries are shrunk, thus maintaining reliability despite reduced device footprint

Inventive Principle:
Principle #35Parameter changes

2Productivity

If device geometries are shrunk to improve area-specific performance, then manufacturing precision requirements increase

Engineering Contradiction:
Improvedevice functionalities per unit areaVSAvoiddopant concentration control
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The patent segments the channel into distinct regions with different dopant concentrations - a first region with a first dopant concentration and a second region with a second dopant concentration. This segmentation allows each region to be independently optimized and manufactured, reducing the overall precision requirements compared to attempting to control a uniformly doped miniaturized channel

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The design stabilizes channel charge, reducing variability in pinch off voltage and threshold voltage, thereby enhancing reliability and performance.

Implementation Method 1

A concentration of dopants of the first conductivity type averaged along the first lateral direction in the second mesa channel sub-region is larger than a concentration of dopants of the first conductivity type averaged along the first lateral direction in each of the first and third mesa channel sub-regions

Methodology Applied
Scientific EffectElectrostatic field distribution: Electric Field

Data Source

PatentUS12550387B2Trench junction field effect transistor having a mesa region
Publication Date: 2026.02.10 INFINEON TECH AUSTRIA AG
  • US12550387B2 patent drawing
  • US12550387B2 patent drawing

AI summary

A trench junction field effect transistor (trench JFET) includes a mesa region confined by first and second trenches along a first lateral direction. The first and second trenches extend into a semiconductor body from a first surface of the semiconductor body. A mesa channel region of a first conductivity type is confined, along the first lateral direction, by first and second gate regions of a second conductivity type. A first pn junction is defined by the mesa channel region and the first gate region. A second pn junction is defined by the mesa channel region and the second gate region. The mesa channel region includes, along the first lateral direction, first, second and third mesa channel sub-regions having a same extent along the first lateral direction.