Trench-Based MIM Capacitor Integration in Semiconductor Substrates

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The integration of high-value capacitors in semiconductor devices poses a challenge due to the significant chip space required, which becomes limiting as devices become more compact, and existing solutions often place capacitors on printed circuit boards rather than on-chip.

Innovation Solution

The integration of a metal-insulator-metal (MIM) capacitor within semiconductor devices, featuring trenches with a high aspect ratio and a diffusion region, allowing for capacitive densities ranging from 300 fF/μm² to 2000 fF/μm², is achieved by forming a substrate with dopant materials and using conductive and dielectric layers between electrodes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If high-value capacitors are integrated on-chip, then capacitive density is improved, but chip space is significantly consumed

Engineering Contradiction:
Improvecapacitive densityVSAvoidchip space
Core Design Contradiction:
Quantity of substanceVSArea of stationary object

Solution Approach 1:

The patent transitions from planar capacitor structures to three-dimensional trench-based structures with high aspect ratios (depth-to-width ratios of 5:1 to 20:1 or higher). This vertical dimensionality change allows achieving high capacitive density (300-2000 fF/μm²) while occupying minimal chip surface area, as the capacitance is generated primarily through the vertical electrode surfaces within the trenches rather than through-planar area

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The capacitor structure is nested within the semiconductor substrate by forming trenches that extend into the substrate. The electrodes and dielectric materials are nested within these trenches, effectively embedding the capacitor structure into the substrate volume rather than placing it on the surface, thereby maximizing chip space utilization

Inventive Principle:
Principle #7Nested doll (Nesting)

2Area of stationary object

If capacitors are placed on printed circuit boards, then chip space is reduced, but device compactness is compromised

Engineering Contradiction:
Improvechip spaceVSAvoiddevice compactness
Core Design Contradiction:
Area of stationary objectVSDevice complexity

Solution Approach 1:

The patent merges the capacitor function directly into the semiconductor substrate by integrating the trench-based capacitor structure with the surrounding semiconductor devices. The diffusion regions, electrodes, and dielectric materials are formed using the same fabrication processes as the semiconductor devices, creating a unified compact structure that eliminates the need for separate PCB-mounted capacitors and achieves true on-chip integration

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enables the integration of high-capacitive density capacitors on-chip, optimizing chip space usage and enhancing compact device design capabilities.

Implementation Method 1

The metal-insulator-metal capacitor includes at least a first electrode, a second electrode, and a dielectric material formed between the first and second electrodes

Methodology Applied
Scientific EffectCapacitance: Capacitance

Implementation Method 2

a substrate including a dopant material of a first conductivity type. Trenches are formed within the substrate, and a diffusion region having dopant material of a second conductivity type is formed proximate to the trenches

Methodology Applied
Scientific EffectDoping: Dopants

Data Source

PatentUS9520462B1Semiconductor device having capacitor integrated therein
Publication Date: 2016.12.13 MAXIM INTEGRATED PROD INC
  • US9520462B1 patent drawing
  • US9520462B1 patent drawing
  • US9520462B1 patent drawing

AI summary

Semiconductor devices are described that include a capacitor integrated therein. In an implementation, the semiconductor devices include a substrate including a dopant material of a first conductivity type. A plurality of trenches are formed within the substrate. The semiconductor devices also include a diffusion region having dopant material of a second conductivity type formed proximate to the trenches. A capacitor is formed within the trenches and at least partially over the substrate. The capacitor includes at least a first electrode, a second electrode, and a dielectric material formed between the first and second electrodes.