Trim Register Array for Flash Memory Access Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
There is a need to improve the accuracy and flexibility of memory access operations in flash memory devices, particularly in erase, read, and write operations, which can be facilitated by modifying trim settings used by memory devices during these operations.
Innovation Solution
The method involves loading trim address and trim data pairs into a trim register array, allowing for the customization of trim settings in memory access operations, enabling the modification of existing trim settings to enhance the behavior of memory devices during operations such as programming and reading.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If trim settings are modified to improve accuracy and flexibility of memory access operations, then the performance and adaptability of memory devices are enhanced, but the device complexity increases due to the need for trim register arrays and loading mechanisms
Solution Approach 1:
The trim settings mechanism is segmented into separate components: a trim register array for storing trim address and trim data pairs, and a loading mechanism for transferring data. This segmentation allows the complexity to be distributed across manageable components rather than a single complex system.
Solution Approach 2:
Trim settings are loaded into the trim register array in advance before memory access operations execute. This preliminary action allows the actual memory operations to proceed with optimized parameters already in place, separating the configuration phase from the execution phase and reducing real-time complexity.
2Manufacturing precision
If user-definable trim settings are implemented to enhance accuracy, then the precision of memory access operations is improved, but the manufacturing complexity increases due to additional loading mechanisms
Solution Approach 1:
The patent uses a trim register array that can be loaded with trim address and trim data pairs from external sources. This copying mechanism allows precise trim settings to be transferred without requiring complex manufacturing processes, as the precision is achieved through data loading rather than manufacturing complexity.
3Adaptability or versatility
If trim register arrays are used to store trim address and trim data pairs, then the adaptability of memory devices is improved, but the device complexity and manufacturing difficulty increase
Solution Approach 1:
The trim register array serves multiple functions: storing trim settings, maintaining correspondence between addresses and data, and enabling flexible configuration of memory access operations. This multi-functionality consolidates several requirements into a single component, reducing overall manufacturing complexity despite the added adaptability.
Data Source
AI summary
Methods of loading trim address and trim data pairs to a trim register array, and apparatus configured to perform such methods. The methods maintain a correspondence between the trim address and the trim data of each trim address and trim data pair in the trim register array. The trim address of a particular trim address and trim data pair corresponds to a storage location of a trim settings array containing trim settings used in performing operations on an array of memory cells. The trim data of the particular trim address and trim data pair corresponds to data to modify a value of the storage location of the trim settings array corresponding to the trim address of the particular trim address and trim data pair.