TS Clock Selection for RF Signal Noise Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional receiving systems experience deterioration in receiving capability due to the TS clock and its higher harmonics acting as noise against the RF signal, particularly when the TS clock is output with a fixed frequency.

Innovation Solution

A signal processing device and method that select and output one TS clock among multiple clocks with frequencies greater than the serial rate of the RF signal, using a selection unit to mitigate the noise impact on the RF signal.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a fixed frequency clock is used as the TS clock, then the clock signal is stable and easy to generate, but the TS clock and its higher harmonics act as noise against the RF signal, causing receiving capability to deteriorate

Engineering Contradiction:
Improvereceiving capabilityVSAvoidnoise from TS clock harmonics
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent changes the frequency parameter of the TS clock from a fixed value to a variable value that can be selected from multiple different frequencies. The selection unit chooses an appropriate clock frequency based on the RF signal characteristics, thereby changing the operational parameters of the system to avoid harmonic interference while maintaining stable operation.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If the TS clock frequency is increased to meet serial output requirements, then the data transmission capability is improved, but the higher harmonics of the clock create more noise interference against the RF signal

Engineering Contradiction:
Improveserial output data rateVSAvoidharmonic noise
Core Design Contradiction:
ProductivityVSObject-affected harmful factors

Solution Approach 1:

Instead of using a single high frequency clock, the system provides multiple clock frequency options that all meet the minimum serial output requirement. The selection unit chooses the optimal frequency that satisfies the data rate requirement while minimizing harmonic interference with the RF signal, thus changing the frequency parameter to balance productivity and noise reduction.

Inventive Principle:
Principle #35Parameter changes

3Object-affected harmful factors

If multiple clocks with different frequencies are provided, then the ability to minimize noise interference is improved, but the device complexity increases due to the need for a selection unit and multiple clock sources

Engineering Contradiction:
Improvenoise interferenceVSAvoidclock selection mechanism
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The system transitions from a static fixed-frequency clock to a dynamic multi-frequency clock system with selection capability. The selection unit dynamically chooses the appropriate clock frequency based on operating conditions, making the system adaptable and reducing noise interference while managing complexity through intelligent control rather than hardware multiplication.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS9900854B2Signal processing device and signal processing method
Publication Date: 2018.02.20 SATURN LICENSING LLC
  • US9900854B2 patent drawing
  • US9900854B2 patent drawing
  • US9900854B2 patent drawing

AI summary

There is provided a signal processing device including a selection unit that selects and outputs one clock serving as a transport stream (TS) clock, which represents timing of data of a TS, among a plurality of clocks with frequencies not less than a serial rate which is a data rate at which the TS included in a radio frequency (RF) signal is output in a serial manner.