TSV Base Integrated Circuit Packaging for High-Speed Thermal Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current integrated circuit packaging technologies face challenges in accommodating high-speed devices exceeding one TeraHertz, with limitations in cooling, reliability, and cost-effectiveness, while also struggling with increasing complexity and potential errors in manufacturing.
Innovation Solution
The use of a through-silicon-via (TSV) base with an insulator protecting the base and through-conductor, mounting a chip over the base connected by interconnects, and encapsulating these components to reduce package height, increase density, and simplify manufacturing processes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If current packaging technologies are used for high-speed devices exceeding one TeraHertz, then device functionality is maintained, but cooling efficiency deteriorates and reliability decreases
Solution Approach 1:
The patent transitions from planar packaging to three-dimensional stacked architecture using through-silicon-vias (TSVs) to connect chips vertically. This dimensional change enables improved thermal management by providing direct thermal pathways from hot spots to heat sinks, while accommodating high-speed devices exceeding one TeraHertz through reduced signal path lengths and enhanced cooling efficiency.
2Area of moving object
If package density is increased to reduce footprint, then area utilization is improved, but manufacturing complexity increases
Solution Approach 1:
The patent divides the packaging system into modular stacked chips connected by TSVs, where each chip can be manufactured and tested independently before assembly. This segmentation reduces the overall package footprint while managing manufacturing complexity through standardized interconnection processes and independent module fabrication.
Solution Approach 2:
The patent implements a nested stacked architecture where multiple chips are vertically integrated through TSV connections, forming a compact three-dimensional structure. This nesting approach minimizes the package footprint by utilizing vertical space, while the modular nature of individual chips helps manage manufacturing complexity.
3Length of stationary object
If through-silicon-via base is used to reduce package height, then package compactness is improved, but manufacturing precision requirements increase
Solution Approach 1:
The patent performs preliminary formation of TSVs and their electrical connections within the silicon substrate before chip assembly. This preliminary action establishes precise alignment references that guide subsequent chip stacking, thereby reducing the package height while managing the high precision requirements through pre-established mechanical and electrical registration features.
4Speed
If interconnect density is increased to support higher clock rates, then signal transmission speed is improved, but EMI radiation increases
Solution Approach 1:
The patent transitions signal routing from two-dimensional planar traces to three-dimensional vertical pathways through TSVs. This dimensional change supports higher clock rates and increased interconnect density by providing direct vertical connections that reduce signal path length and impedance, while the enclosed TSV structure within the silicon substrate helps contain electromagnetic fields and reduce EMI radiation.
Data Source
AI summary
A method of manufacture of an integrated circuit packaging system includes: providing a base having a through-conductor and having an insulator protecting the base and the through-conductor; mounting a chip over the base and connected to the base with a first interconnect; forming a second interconnect above the base and horizontally beside the chip; and encapsulating the chip, the first interconnect, and the second interconnect with an encapsulation.