TSV Isolation Structures for 3D IC Noise Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

3D integrated circuits with through silicon via (TSV) structures face issues with electrical noise that adversely affect semiconductor devices, necessitating effective noise isolation methods to maintain integration levels while minimizing noise interference.

Innovation Solution

The implementation of TSV isolation structures, where TSV openings are surrounded by dopant impurity regions and filled with conductive material, electrically coupled to surface dopant impurity regions, effectively isolating active semiconductor devices from noise by using P-type or N-type dopant impurity regions coupled to ground or VDD, respectively.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If TSV structures are used for 3D integration, then integration level is improved, but electrical noise adversely affects semiconductor devices

Engineering Contradiction:
Improveintegration levelVSAvoidelectrical noise
Core Design Contradiction:
ProductivityVSObject-affected harmful factors

Solution Approach 1:

The patent introduces an isolation structure comprising a first dopant impurity region and a second dopant impurity region as intermediary elements between the TSV and the semiconductor device. These dopant regions act as mediators that block the propagation of electrical noise from the TSV to the active device, allowing the beneficial 3D integration to proceed while protecting against noise interference.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent converts the harmful electrical noise generated by TSV structures into a beneficial isolation mechanism. By intentionally introducing dopant impurity regions that create potential barriers, the noise that would otherwise adversely affect devices is transformed into a controlled isolation field that protects active semiconductor devices while maintaining the TSV's signal transmission function.

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

2Reliability

If TSV structures are implemented, then device coupling is improved, but noise isolation is insufficient

Engineering Contradiction:
Improvedevice couplingVSAvoidnoise interference
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent applies local quality by creating dopant impurity regions with specific doping types and concentrations in localized areas around the TSV. The first dopant impurity region has a first doping type and the second dopant impurity region has a second doping type, creating localized electrical properties that provide noise isolation precisely where needed without affecting the overall TSV coupling function.

Inventive Principle:
Principle #3Local quality

3Adaptability or versatility

If signal lines are filled in TSV structures, then interconnect functionality is improved, but electrical noise increases

Engineering Contradiction:
Improveinterconnect functionalityVSAvoidelectrical noise
Core Design Contradiction:
Adaptability or versatilityVSObject-generated harmful factors

Solution Approach 1:

The dopant impurity regions serve as intermediary layers between the signal-carrying conductive material in the TSV and the adjacent semiconductor devices. These intermediary dopant regions block the noise generated by the signal lines from affecting the devices, while still allowing the TSV to perform its interconnect function effectively.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution effectively reduces electrical noise propagation, enhancing the performance of semiconductor devices by isolating signal-carrying TSVs from active devices, thereby maintaining the benefits of 3D integration while mitigating noise-related performance issues.

Implementation Method 1

TSV openings are surrounded by dopant impurity regions and filled with conductive material, electrically coupled to surface dopant impurity regions

Methodology Applied
Scientific EffectDopant impurity regions: Dopants

Data Source

PatentUS9305864B2Through silicon via (TSV) isolation structures for noise reduction in 3D integrated circuit
Publication Date: 2016.04.05 MAGO BARCA IP LLC
  • US9305864B2 patent drawing
  • US9305864B2 patent drawing
  • US9305864B2 patent drawing

AI summary

Through silicon via (TSV) isolation structures are provided and suppress electrical noise such as may be propagated through a semiconductor substrate when caused by a signal carrying active TSV such as used in 3D integrated circuit packaging. The isolation TSV structures are surrounded by an oxide liner and surrounding dopant impurity regions. The surrounding dopant impurity regions may be P-type dopant impurity regions that are coupled to ground or N-type dopant impurity regions that may advantageously be coupled to VDD. The TSV isolation structure is advantageously disposed between an active, signal carrying TSV and active semiconductor devices and the TSV isolation structures may be formed in an array that isolates an active, signal carrying TSV structure from active semiconductor devices.