Turbo Decoder CRC Stopping for Lower Hardware Complexity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing methods for stopping iterative decoding in mobile communication systems, particularly for turbo codes, face challenges in reducing hardware complexity and memory requirements, especially when using the hard decision-aided (HDA) method, which is inefficient and complex.

Innovation Solution

The implementation of a cyclic redundancy check (CRC) based method for stopping iterative decoding, which uses CRC encoders to determine whether hard decision results are identical, thereby reducing memory needs and hardware complexity, and allowing for efficient stopping of iterative decoding processes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the hard decision-aided (HDA) method is used to stop iterative decoding, then decoding performance can be maintained, but hardware complexity and memory requirements increase significantly

Engineering Contradiction:
Improvedecoding performanceVSAvoidhardware complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts the essential stopping criterion from the complex HDA method by using only CRC check results to determine whether to stop iterative decoding, eliminating the need for complex hard decision comparisons and associated memory storage

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent uses lightweight CRC parity checks instead of heavy HDA memory storage and comparison mechanisms, employing simple computational checks that require minimal hardware resources and no significant memory capacity

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

2Reliability

If the hard decision-aided (HDA) method is used to stop iterative decoding, then decoding performance can be maintained, but memory requirements increase

Engineering Contradiction:
Improvedecoding performanceVSAvoidmemory capacity
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent extracts only the necessary stopping information from the HDA method by using CRC parity results, eliminating the need to store and compare hard decision results in memory

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent uses CRC parity bits as a simplified copy or representation of the stopping criterion, avoiding the need to store and manipulate full hard decision result sequences in memory

Inventive Principle:
Principle #26Copying

3Reliability

If iterative decoding continues for maximum iterations, then decoding performance is maximized, but processing time increases

Engineering Contradiction:
Improvedecoding performanceVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent implements a feedback mechanism where CRC check results from each iterative decoding step are used to dynamically determine whether to continue or stop decoding, allowing early termination when sufficient performance is achieved

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent makes the iterative decoding process dynamic by allowing early stopping based on CRC results, adapting the number of iterations to actual channel conditions and signal quality rather than always performing maximum iterations

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS7810014B2Apparatus and method for stopping iterative decoding in a mobile communication system
Publication Date: 2010.10.05 SAMSUNG ELECTRONICS CO LTD
  • US7810014B2 patent drawing
  • US7810014B2 patent drawing
  • US7810014B2 patent drawing

AI summary

An apparatus and method are provided for stopping iterative decoding in a channel decoder of a mobile communication system. Constituent decoding of received signals is performed and decoded signals are output. Hard decision processes for the decoded signals are performed and hard-decided signals are output. The hard-decided signals are cyclic redundancy check (CRC) encoded, and a determination is made as to whether the parities are identical and iterative decoding is stopped according to a determination result.