Turbo Equalizer Scheduling With Partial Decoder Iterations

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional turbo equalization with turbo decoding systems are highly complex due to the need for multiple turbo decoding iterations at each equalizer iteration, which increases computational complexity and inefficiency.

Innovation Solution

A novel low-complexity scheduling approach where only a single convolutional decoder step is performed at each turbo equalizer iteration, with the extrinsic information from each iteration used to compose a-priori values for the next equalizer iteration, reducing the computational burden on the decoder while maintaining performance through additional equalizer iterations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If multiple turbo decoding iterations are performed at each equalizer iteration, then decoding accuracy is improved, but computational complexity increases significantly

Engineering Contradiction:
Improvedecoding accuracyVSAvoidcomputational complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent segments the turbo decoding process into two separate component decoders (first component decoder and second component decoder) that operate alternately. Instead of performing multiple iterations of a single turbo decoder at each equalizer iteration, the system divides the decoding work across two separate decoder units that process different components of the received signal, thereby reducing the computational burden at each iteration while maintaining overall decoding accuracy through the alternating processing scheme.

Inventive Principle:
Principle #1Segmentation

2Measurement precision

If more turbo equalizer iterations are performed, then equalization performance is improved, but processing time increases

Engineering Contradiction:
Improveequalization performanceVSAvoidprocessing time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent implements a periodic action scheme where the first component decoder and second component decoder alternate in a regular pattern across successive equalizer iterations. This periodic alternation allows the system to achieve convergence with fewer total iterations compared to conventional approaches, as each component decoder focuses on specific aspects of the signal, thereby improving equalization performance more efficiently over time.

Inventive Principle:
Principle #19Periodic action

3Measurement precision

If conventional turbo equalization scheduling is used, then decoding thoroughness is improved, but overall system efficiency decreases

Engineering Contradiction:
Improvedecoding thoroughnessVSAvoidsystem efficiency
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent applies preliminary action by having the first component decoder process certain aspects of the signal before the second component decoder handles remaining aspects in subsequent iterations. This preliminary processing approach allows each decoder to focus on specific decoding tasks that are most beneficial at that stage, achieving thorough decoding more efficiently and improving overall system productivity by avoiding redundant processing.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentEP2271039B1Process and arrangement for turbo equalization with turbo decoding of signals
Publication Date: 2012.11.07 VODAFONE HOLDING GMBH
  • EP2271039B1 patent drawingFigure 1
  • EP2271039B1 patent drawingFigure 2
  • EP2271039B1 patent drawingFigure 3

AI summary

The present invention is directed to a Process and arrangement for turbo equalization with turbo decoding of signals. In order to provide a low complexity schedule for turbo equalization with turbo decoding the process according to the present invention is characterized in that one equalization step is performed at each turbo equalizer iteration and that one decoder step is performed at each turbo equalizer iteration, whereby at each turbo equalizer iteration only a part of the turbo decoder step is performed. An arrangement according to the present invention comprises one equalizer unit and further comprising a single decoder unit for performing only a part of a turbo decoding iteration per turbo equalizer iteration, said decoder unit being interposed between the output and an input of the equalizer unit.