Turbo-Write Buffer Shuffling for TLC NAND Retention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Universal flash storage systems in mobile devices suffer from low write performance due to the higher programming steps and error correction probabilities associated with triple-level-cell (TLC) NAND, which is exacerbated by the overuse of turbo-write buffers leading to data decay and reduced data retention.

Innovation Solution

The method involves periodically determining a performance index for each turbo-write buffer and shifting their positions based on a threshold performance level to ensure equal usage and prevent deterioration, using a processor to manage and shuffle the turbo-write buffers across logical unit numbers in the universal flash storage system.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If turbo-write buffers are overused to improve write performance, then write speed increases, but data decay occurs and data retention deteriorates

Engineering Contradiction:
Improvewrite performanceVSAvoiddata retention
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The system periodically determines a performance index for each turbo-write buffer and shuffles buffer positions based on this index. This periodic monitoring and shuffling prevents any single buffer from being overused, thereby maintaining data retention while preserving write performance. The performance index threshold mechanism triggers shuffling operations at appropriate intervals to balance usage across buffers.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The system changes the operational parameters of turbo-write buffers by monitoring performance indices and shuffling buffer positions when thresholds are exceeded. This dynamic parameter adjustment ensures that no single buffer degrades beyond acceptable levels, maintaining both write performance and data retention by redistributing usage patterns across the buffer array.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If turbo-write buffers are frequently shuffled to prevent data decay, then data retention improves, but system complexity increases

Engineering Contradiction:
Improvedata retentionVSAvoidbuffer management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The system implements a feedback mechanism by periodically determining performance indices for each turbo-write buffer and comparing these indices against predefined thresholds. When thresholds are exceeded, the system triggers shuffling operations. This feedback-based approach automates buffer management, reducing manual intervention complexity while maintaining data retention through systematic monitoring and adjustment.

Inventive Principle:
Principle #23Feedback

3Reliability

If performance monitoring is implemented for all turbo-write buffers, then buffer health is maintained, but processing overhead increases

Engineering Contradiction:
Improvebuffer healthVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The system changes the monitoring strategy by implementing periodic performance index determination rather than continuous monitoring. By establishing performance thresholds and only triggering shuffling operations when these thresholds are exceeded, the system reduces processing overhead while maintaining buffer health. This threshold-based approach minimizes unnecessary monitoring and shuffling operations, reducing time loss while preserving reliability.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11275620B2Efficient utilization of turbo-write buffers
Publication Date: 2022.03.15 QUALCOMM INC
  • US11275620B2 patent drawing
  • US11275620B2 patent drawing
  • US11275620B2 patent drawing

AI summary

A method of shuffling turbo-write buffers of a universal flash storage system is described. The method includes periodically determining a performance index of each turbo-write buffer allocated to a unique logical unit number of the universal flash storage system. The method also includes shifting a position of at least two of the turbo-write buffers according to the performance index of each of the turbo-write buffers and a threshold performance level.