Two-Layer Current Expansion for Optoelectronic Components
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Optoelectronic components with III-V nitride compound semiconductors face high resistance issues at semiconductor layers near connection contacts, leading to non-uniform current distribution and increased risk of voltage flashovers due to electrostatic discharges, which affects brightness and efficiency.
Innovation Solution
The implementation of a two-layer current expansion system where the first layer has a higher sheet resistance than the second, with the second layer applied at a distance from the sidewalls, reducing the risk of voltage flashovers and enhancing electrostatic discharge strength while ensuring a homogeneous current density distribution.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If a large-area current expansion layer reaches as far as the sidewalls of the semiconductor chip, then homogeneous current density over the chip area is achieved, but voltage flashovers occur at the sidewalls due to electrostatic discharges
Solution Approach 1:
The current expansion layer is divided into multiple segments with different lateral extensions. The first current expansion layer extends to the sidewalls for homogeneous current distribution, while the second current expansion layer is positioned at a distance from the sidewalls to prevent electrostatic discharge flashovers. This segmentation allows each layer to perform its specific function without compromising the other.
Solution Approach 2:
Different regions of the current expansion structure are assigned different properties. The first current expansion layer has high conductivity and extends to the sidewalls to ensure homogeneous current density. The second current expansion layer is positioned away from the sidewalls to provide ESD protection. Each region's properties are optimized for its specific functional requirement.
2Manufacturing precision
If a current expansion layer is inserted between the connection contact and the underlying semiconductor layer, then lateral current density distribution becomes homogeneous, but the application process becomes more complex
Solution Approach 1:
The patterning of the first and second current expansion layers is merged into a single photolithography and etching process sequence. A mask layer is applied once, and both layers are patterned simultaneously through coordinated etching steps, reducing the number of separate processing steps while achieving the complex segmented structure.
Solution Approach 2:
The mask layer is applied and positioned beforehand to define the patterns for both current expansion layers. The photolithography process prepares the mask structure in advance, allowing subsequent etching steps to create the segmented current expansion layer configuration in a coordinated manner.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration reduces the risk of voltage flashovers and increases the electrostatic discharge strength, resulting in improved brightness and efficiency of optoelectronic components by maintaining a homogeneous current density distribution across the chip area.
Implementation Method 1
The first current expansion layer (7) forms an ohmic contact with the adjoining semiconductor layer (5)
Implementation Method 2
By virtue of the sheet resistance of the first current expansion layer (7) being larger than, preferably at least twice as large as, and particularly preferably at least 10 times as large as, the second current expansion layer (8)... a homogeneous distribution of the current density within the optoelectronic component up to the sidewalls is achieved
Implementation Method 3
In this case, however, there is the risk of voltage flashovers occurring at the sidewalls of the semiconductor chip on account of electrostatic discharges (ESD)
Data Source
AI summary
A method for producing an optoelectronic component is disclosed. The method includes the steps of providing a substrate, applying a semiconductor layer sequence to the substrate, applying at least two current expansion layers to the semiconductor layer sequence, applying and patterning a mask layer, patterning the second current expansion layer by means of an etching process during which sidewalls of the mask layer are undercut, patterning the first current expansion layer by means of an etching process during which the sidewalls of the mask layer are undercut at least to a lesser extent than during the patterning of the second current expansion layer, and removing the mask layer.