Two-Phase Flip-Flop Clock Circuit for Symmetrical Edge Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed computing systems face timing errors due to duty cycle mismatches between rising and falling edges of divided clock signals caused by drive strength mismatches between P-type and N-type circuits, leading to inaccurate clock regeneration and communication errors.
Innovation Solution
Implementing a two-phase flip-flop circuit with symmetrical pull-up and pull-down circuits driven by complementary signals to reduce variance in rise and fall times of clock signals, ensuring balanced drive strengths and minimizing timing errors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional P-type and N-type circuits are used to generate divided clock signals, then the clock signals can be generated, but drive strength mismatches cause duty cycle errors and timing variations
Solution Approach 1:
The patent applies asymmetry by using different numbers of inverters in the P-type and N-type circuits. Specifically, the P-type circuit uses two inverters while the N-type circuit uses three inverters, creating an asymmetric structure that compensates for the inherent drive strength differences between P-type and N-type transistors. This asymmetric design equalizes the rise and fall times of the clock signals, resolving the duty cycle precision problem.
2Productivity
If high clock speeds are used to increase computing power, then productivity improves, but timing errors from duty cycle mismatches increase
Solution Approach 1:
The patent changes the structural parameters of the clock circuit by adjusting the number of inverters in each branch. By modifying the inverter count from a symmetric configuration to an asymmetric configuration (2 inverters for P-type, 3 for N-type), the patent optimizes the electrical parameters (rise/fall times) to maintain timing accuracy at high clock speeds.
3Reliability
If the number of inverters is adjusted to equalize rise and fall times, then timing accuracy improves, but circuit complexity increases
Solution Approach 1:
The patent segments the clock generation circuit into separate P-type and N-type branches, each with independently optimized inverter sequences. This segmentation allows for targeted adjustment of each branch to achieve overall symmetry, making the complexity manageable and the design systematic rather than monolithic.
Data Source
AI summary
Methods and apparatuses of a two-phase flip-flop with symmetrical rise and fall times are disclosed herein. An example apparatus may include a clock generator circuit including a two-phase flip-flop circuit configured to provide an output signal. The two-phase flip-flop circuit includes a two-phase flip-flop and a driver circuit. The two-phase flip-flop is configured to provide a first driver control signal and a second driver control signal responsive to a clock signal. The first driver control signal and the second driver control signal are complementary. The driver circuit is configured to provide the output signal responsive to the first driver control signal and the second driver control signal.