100BASE-TX Transceiver Clock Multiplexer for Link Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
100BASE-TX devices lack a specified clock synchronization scheme, preventing the establishment of a link between devices due to the inability to detect and utilize a receive (RX) recovered clock as a transmit (TX) clock, leading to forced use of RX recovered clock as TX clock, which results in link failure.
Innovation Solution
A 100BASE-TX transceiver design incorporating a clock generator circuit, clock and data recovery (CDR) circuit, and clock multiplexer circuit to select the TX clock from an output clock and an RX recovered clock, enabling detection and control of clock multiplexing to establish a stable link.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If both 100BASE-TX devices are forced to use the RX recovered clock as the TX clock, then the device can operate without a specified clock synchronization scheme, but a link between the devices cannot be established
Solution Approach 1:
The patent implements dynamic clock selection where the TX clock source is not fixed but can be switched between RX recovered clock and output clock based on the operational mode (master or slave). The clock multiplexer circuit dynamically selects the appropriate clock source based on the device's role in the communication link, allowing the system to adapt its clocking behavior to the required function.
Solution Approach 2:
The patent changes the clock source parameter based on the detected mode. When operating as a slave device, the system uses the RX recovered clock as the TX clock. When operating as a master device, the system switches to using the output clock from the clock generator circuit. This parameter change resolves the contradiction by allowing the system to maintain link establishment while preserving clock selection flexibility.
2Device complexity
If a 100BASE-TX device uses the RX recovered clock as the TX clock without detecting the link partner's clock source, then the device can simplify its clocking architecture, but clock synchronization between devices fails
Solution Approach 1:
The patent implements a feedback mechanism where the device detects whether the link partner is using an RX recovered clock or an output clock, and based on this detection, automatically adjusts its own clock selection. The detection circuit provides feedback about the link partner's clock source, enabling the device to synchronize its clocking strategy accordingly and establish proper clock synchronization without increasing overall system complexity.
3Ease of manufacture
If the 100BASE-TX specification does not specify a clock synchronization scheme, then the specification maintains simplicity, but devices cannot establish a reliable link
Solution Approach 1:
The patent enables devices to automatically determine and configure their own clock source selection based on detecting the link partner's mode. The device performs self-configuration by detecting whether the partner is using RX recovered clock or output clock, then automatically selects the appropriate clock source without requiring complex external configuration or additional specification complexity. This self-service approach maintains specification simplicity while ensuring reliable link establishment.
Data Source
AI summary
A 100BASE-TX transceiver includes a receive (RX) circuit, a transmit (TX) circuit, a clock generator circuit, a clock and data recovery (CDR) circuit, and a clock multiplexer circuit. The RX circuit receives an input data to generate an RX data. The TX circuit transmits a TX data according to a TX clock, to generate an output data. The clock generator circuit generates an output clock. The CDR circuit generates an RX recovered clock according to the RX data. The clock multiplexer circuit receives the output clock and the RX recovered clock, and outputs the TX clock that is selected from the output clock and the RX recovered clock.